Timing & Constraints: Tips and Techniques

To access our full database of Xilinx Solutions, please consult our Answers Search.

Using the Implementation Tools

Solution 1607 - How to specify timing constraints (for beginners)

Solution 2449 - Basic UCF syntax examples for Design Placement and Timing Constraints.

Solution 6905: How to apply a Period constraint on Virtex CLKDLL for 2.1i

Analyzing Timing Performance

Solution 2740 - How to analyze (the longest) nets/paths in timing constraints using M1 Implementation software.

Solution 2728 - How to analyze overall timing constraint performance using M1 Implementation software.

Solution 2742 - How to analyze delays for a specific path using M1 Implementation software.

Solution 2703 - How to create simulation files using M1 Implementation software.

Locking Pins

Solution 1604 - How to lock your pins using an M1 UCF file.

Solution 3534 - How to preserve the pin assignments from a previous PAR run.