|
|
|
|
|
|
Xilinx Answer #7331 : CONCEPT-HDL: GSR/GTS behavior does not simulate with RAMB4* Verilog models.
Xilinx Answer #6701 : VERILOG-XL: Running simulation
Xilinx Answer #4601 : CONCEPT2XIL v4.0; VAN, SIR2EDF 9504: *E,3120: SIR file is wrong version or machine type: sch_lib.sch:hdl.
Xilinx Answer #3820 : CONCEPT: How to place a TIG property on a net in your schematic?
Xilinx Answer #3693 : CONCEPT: How to LOC global buffers in Concept schematic for the XC4000 family?
Xilinx Answer #3193 : CONCEPT-HDL 13.5: User defined constraints are not passed from the schematic to Synplify
Xilinx Answer #3134 : A1.5/1.4: How to import a VHDL, Verilog, or LogiBLOX generated netlist into a Concept schematic
Xilinx Answer #3029 : CONCEPT-HDL 13.5: In a mixed-flow, Xilinx primitives are listed in the "resource file" list of Synplify
Xilinx Answer #2943 : XIL2CDS: How to obtain the Cadence Concept board-level integration tool?
Xilinx Answer #2773 : CONCEPT2XIL/SIR2EDF: Error! Cannot open property file
Xilinx Answer #2770 : M1, CONCEPT2XIL, HDL DIRECT, CADENCE 97A: Problem with CONFIG, PART, TIMESPEC AND TNM properties not being translated to the EDIF file.
Xilinx Answer #2766 : CONCEPT2XIL: How to obtain the Cadence Concept netlister?
Xilinx Answer #2750 : VERILOG-XL: SDFA Error: Could not find path IN0 to OUT in instance ""
Xilinx Answer #2650 : CONCEPT-HDL 13.5: Sir2edif coredumps on RAMB* components
Xilinx Answer #2644 : M1 CONCEPT/CONCEPT2XIL: generating a symbol body for a non-schematic block, using a Verilog .v file as input
Xilinx Answer #2554 : NC-VERILOG: How to compile the 2.1 Verilog Simprims, LogiBLOX, Unisims, and Coregen libraries?
Xilinx Answer #2439 : M1.3 XIL2CDS: ERROR : get_pwr_pin_name -- invalid pin # - '24' on target BGA package
Xilinx Answer #2373 : VERILOG-XL: Error! Identifier (glbl) not defined [Verilog-IDNOD]
Xilinx Answer #2371 : A schematic may be written despite error from reserved names used in design
Xilinx Answer #2276 : NC-VERILOG: ncelab: *F,CUMSTS: Timescale directive missing on one or more modules.
Xilinx Answer #2255 : M1: Concept HDL Direct gives "Error#171: Port exists in entity declaration..."
Xilinx Answer #2224 : VERILOG-XL: Error! Module (...) has a `timescale directive but previous modules do not
Xilinx Answer #2223 : M1.4 Cadence Concept interface: Frequently asked questions
Xilinx Answer #2216 : CONCEPT HDL Direct Error: Invisible property SIG_NAME="GR \G": Illegal HDL name: illegal character after signal or port name
Xilinx Answer #2122 : VERILOG-XL: Error! Instance specific item not found in `uselib path. Directory : <path_to_library>
Xilinx Answer #2078 : Cadence Concept XC4000E: ofdtxi flip-flop powers-up reset instead of set in Hardware.
Xilinx Answer #2056 : CONCEPT2XIL/SIR2EDF: " Error! Cell name not specified" errors
Xilinx Answer #2055 : CADENCE XIL2CDS: XIL2CDS hangs on HP-UX v10.20
Xilinx Answer #2042 : CONCEPT2XIL: "Unknown child port decl" / "Architecture not found errors"
Xilinx Answer #2024 : COMPOSER: Is there support for Cadence's Composer product?
Xilinx Answer #2005 : CONCEPT-HDL: How to integrate CORE Generator modules?
Xilinx Answer #1991 : CONCEPT-SCALD: --Iterated Instance methodology replaces SIZE property
Xilinx Answer #1943 : CONCEPT: CAPSLOCK_OFF and its effect on translation of lower-cased pin name properties
Xilinx Answer #1895 : VERILOG-XL: SDFA Error: Type of INSTANCE xxxx does not match CELLTYPE <cell_name>
Xilinx Answer #1793 : VERILOG-XL: Error! acc_replace_delays() [PLI-NOAPPREPMIPD] Error modifying MIPD: no XL loads on port
Xilinx Answer #1728 : CONCEPT-HDL: How to generate a board-level symbol?
Xilinx Answer #1727 : CONCEPT2XIL/HDLCONFIG: Warning: No acceptable view exists for cell AND2 in library <path_to_library>
Xilinx Answer #1722 : CONCEPT2XIL Error #169: Port modes are not the same. The entity declaration needs to be updated
Xilinx Answer #1716 : SPW: Is there support for Cadence's SPW product?
Xilinx Answer #1655 : UNISIMS/SIMPRIMS: How is the $recovery system task used in the Block SelectRAM+ models?
Xilinx Answer #1555 : VERILOG-XL 2.6: "WARNING: The source browser has detected a bad object in the source."
Xilinx Answer #1539 : 2.1i Install: How to install the Concept-HDL libraries on Windows PC (NT/95/98)?
Xilinx Answer #1535 : UNISIMS/SIMPRIMS: Verilog naming rules for user-specified identifiers in Xilinx designs
Xilinx Answer #1302 : CONCEPT2XIL: "Architecture not found" errors
Xilinx Answer #1089 : VERILOG-XL: Specifying multiple libraries in a Verilog simulation
Xilinx Answer #955 : ** OBSOLETE ** VERILOG-XL: 4000E setup/hold violations on WCLK
Xilinx Answer #947 : NC-VERILOG: How to back annotate the SDF file for timing simulation?
Xilinx Answer #756 : CONCEPT-HDL: Virtex-E support?
Xilinx Answer #736 : X2VPREP/TIMENET/TIMENETX: Error--Incompatible netlist version
Xilinx Answer #717 : **OBSOLETE** CADENCE ES-Verilog interface is available on the 5.2/6.0 CD
Xilinx Answer #650 : CADENCE CONCEPT: Attaching multiple LOC constraints / properties / attributes to XBLOX components
Xilinx Answer #648 : VERILOG-XL: Buffer output does not follow transitions on its input (transport and inertial delays)
Xilinx Answer #627 : VERILOG-XL: How to handle upper/lower case conversion of Verilog signal names?