![]() |
|
![]() |
|
Xilinx Answer #7377 : V2.1i, V1.5i LOGIBLOX, FOUNDATION: Why is the Logiblox menu option sometimes disabled within the Foundation Project Manager and HDL Editor menus?
Xilinx Answer #7209 : V2.1i, V1.5 LOGIBLOX: LogiBLOX online Help Index tab entries consistently put you on the wrong page
Xilinx Answer #6976 : LOGIBLOX, X-BLOX: Is there a LogiBLOX counterpart for an X-BLOX "SLICE" ?
Xilinx Answer #6761 : LOGIBLOX Multiplexer: When are Tristate Buffers / TBUFs used to implement a LogiBLOX MUX?
Xilinx Answer #6584 : LOGIBLOX, SIMPRIM, 4K: Timing simulation of Counter does not work, all outputs are "X"
Xilinx Answer #5486 : 2.1i, M1.5i, LOGIBLOX: There is no LogiBLOX support for Virtex
Xilinx Answer #5481 : M1.5 LOGIBLOX, FOUNDATION: The documentation on "How to Use Memory Elements" in the Foundation Help Contents incorrectly indicates you need to specify the Vendor and Bus Notation for a LogiBLO X module in the Setup window
Xilinx Answer #5466 : M1.5i LOGIBLOX: XC9500 Up/Down counters with bit widths greater than or equal to 9 bits do not count correctly.
Xilinx Answer #5164 : LOGIBLOX: When are TBUFs used for muxing in LogiBLOX RAM?
Xilinx Answer #4965 : F1.5 LOGIBLOX: "ERROR: The Project Directory does not exist or is not writeable."
Xilinx Answer #4961 : M1.5 LOGIBLOX, FOUNDATION: Foundation Documentation on LogiBLOX implies that one can manipulate the pad_loc value of a LogiBLOX pad through the schematic editor
Xilinx Answer #4874 : M1.5 LOGIBLOX: Generates empty Verilog .v simulation models for IN, OUT, and INVERT modules.
Xilinx Answer #4873 : NC-VERILOG: How to compile the 1.5 Verilog Simprims, LogiBLOX, Unisims, and Coregen libraries?
Xilinx Answer #4713 : LOGIBLOX: FLOAT_VAL attribute support applies to LogiBLOX PADs only
Xilinx Answer #4710 : LOGIBLOX, 4K: Estimating the number of 4K RAM/ROM primitives used in LogiBLOX memories / When does LogiBLOX use 16x1 and 32x1 RAM/ROM primitives
Xilinx Answer #4699 : V1.5, V1.4 LOGIBLOX: MAXIMUM SPEED style for Comparators uses TBUFs when comparator only check for equality
Xilinx Answer #4602 : LOGIBLOX: How a divide-by-8 LogiBLOX CLOCK DIVIDER is implemented
Xilinx Answer #4433 : M1.5 LOGIBLOX: XC4000XLA does not show up as a target device family option in lbgui
Xilinx Answer #4338 : M1.5 LOGIBLOX: What's new in LogiBLOX M1.5?
Xilinx Answer #4024 : DESIGN MANAGER/LOGIBLOX/etc... M1.5 versions of XILINX GUI-based programs issue an error about an old version of the windu_registryd program (WS ONLY)
Xilinx Answer #3908 : LOGIBLOX: Legal ranges reported by LogiBLOX for base 2 and base 4 numbers are incorrect.
Xilinx Answer #3904 : M1.5 LOGIBLOX introduces .ngc as new file extension for the implementation netlist
Xilinx Answer #3482 : M1.4 LogiBLOX: How to constrain a 4KE/X LogiBLOX Counter
Xilinx Answer #3265 : M1.4 LogiBLOX: Discrepancy between Dual Port RAM simulation behavior and Dynatext documentation.
Xilinx Answer #3107 : M1.3 LOGIBLOX WinNT w/ Number Nine video card may crash when component is created; N9I128V2.dll
Xilinx Answer #3079 : A1.4/1.5/2.1i: ViewDraw Check Project: "Could not load schematic sheet" error for LogiBLOX or COREGen module
Xilinx Answer #3072 : M1 LOGIBLOX: How to LOC or constrain a data register to a range of CLB's
Xilinx Answer #2798 : M1.5, M1.4, M1.3 LogiBLOX: Bus order reversed on LogiBLOX MUX macro symbols
Xilinx Answer #2782 : M1.3.7, M1.4.12 LOGIBLOX: rloc_orgin properties attached to Logiblox ADD/SUB modules are ignored by place and route tools.
Xilinx Answer #2631 : M1 LOGIBLOX/XBLOX: Naming of RAM Address and Data pins differs in LogiBLOX And X-BLOX
Xilinx Answer #2242 : M1.5/M1.4/M1.3 LOGIBLOX: LogiBLOX will not accept a memfile without a file extension of ".mem"
Xilinx Answer #2241 : ** OBSOLETE ** M1.5 LOGIBLOX: LogiBLOX will not save vendor information for vendor "Other"
Xilinx Answer #2239 : M1.5 LOGIBLOX: LogiBLOX will not always "Stop on Warning"
Xilinx Answer #2238 : M1.3 LOGIBLOX: LogiBLOX "Simple Gates" options have invalid Styles in menu
Xilinx Answer #2237 : M1.4, M1.3 LOGIBLOX: LogiBLOX core dumps with Illegal Instruction on a HP-UX 9.07
Xilinx Answer #2235 : M1 LOGIBLOX: LogiBLOX Memfile will not accept all Memgen conventions
Xilinx Answer #1735 : Change->LogiBLOX does not reliably update symbol in Workview Office
Xilinx Answer #1673 : M1 : HDL flow with LogiBLOX, implementation and simulation files.
Xilinx Answer #1636 : M1 : Invoking LogiBLOX Graphical User Interface (GUI)