|
|
|
|
|
|
Xilinx Answer #8420 : SYNPLIFY: How to change BUFG limit from 4 to 8 for Spartan-XL design? (BUFGLS)
Xilinx Answer #8183 : SYNPLIFY: How to infer ROM in HDL (VHDL/Verilog)?
Xilinx Answer #8144 : SYNPLIFY: How to instantiate CLKDLL in HDL? (VHDL/Verilog)
Xilinx Answer #8055 : SYNPLIFY: How to LOC/RLOC logic in HDL (VHDL or Verilog)?
Xilinx Answer #8024 : LogiCORE PCI Virtex: Does the Xilinx Real-PCI Virtex solution support Synplify 5.2.2 release?
Xilinx Answer #7847 : SYNPLIFY 5.2.2a: The date on this machine appears to have been set back!
Xilinx Answer #7833 : SYNPLIFY: How to infer SRL16 in Virtex/E design?
Xilinx Answer #6901 : SYNPLIFY: The GR pin is not listed in the EDIF netlist when targetting the XC5200
Xilinx Answer #6583 : SYNPLIFY: Force GSR on Virtex designs does not generate a STARTUP_VIRTEX cell
Xilinx Answer #6334 : SYNPLIFY: How to apply the BUFG attribute for XC9500 devices?
Xilinx Answer #6255 : SYNPLIFY: The xc_loc attribute does not correctly write the LOC property to the EDIF for Virtex
Xilinx Answer #5712 : SYNPLIFY: "xcmap.c: Error: primitive view:PrimLib.z(prim) not handled yet"
Xilinx Answer #5697 : SYNPLIFY: Using FDCE or FDPE support for 9500 synthesis
Xilinx Answer #5249 : SYNPLIFY: How to preserve a signal through synthesis using the syn_keep attribute?
Xilinx Answer #5023 : SYNPLIFY: Why does disabling the "Force GSR usage" option still infer the STARTUP block? Using the xc_isgsr attribute?
Xilinx Answer #4673 : SYNPLIFY: How to change the initialization state of a flip-flop using INIT?
Xilinx Answer #4641 : SYNPLIFY: How to instantiate the JTAG pins (TDI, TDO, TCK, TMS) in HDL as general I/O?
Xilinx Answer #4635 : SYNPLIFY: Why is an IBUF inferred between the BUFGDLL/IBUFG and clock-pad?
Xilinx Answer #4508 : SYNPLIFY: How to selectively disable IBUF/OBUF insertion using .ispad or black_box_pad_pin?
Xilinx Answer #4409 : SYNPLIFY: How to disable RAM inference using the syn_ramstyle attribute?
Xilinx Answer #4272 : SYNPLIFY 5.x: bus notation differs across XNF, EDIF, and UCF
Xilinx Answer #4084 : SYNPLIFY: How to disable clock buffer (BUFG) insertion?
Xilinx Answer #4075 : SYNPLIFY: How to infer synchronous (single-port/dual-port) RAM in HDL (Verilog/VHDL)?
Xilinx Answer #4038 : SYNPLIFY: How to change the colors used in HDL Analyst?
Xilinx Answer #4034 : SYNPLIFY: Conditions of "Force GSR Usage" - to generate the STARTUP block?
Xilinx Answer #3924 : SYNPLIFY: How to instantiate an FMAP or HMAP (RLOC) in the HDL code?
Xilinx Answer #3594 : SYNPLIFY: How to invert the reset (GSR/GR) pin on the STARTUP block in HDL?
Xilinx Answer #3584 : SYNPLIFY: How to use OSC5, OSC52, and CK_DIV cells for the XC5200 in HDL?
Xilinx Answer #3496 : SYNPLIFY: How to instantiate the mode pins (MD0, MD1, MD2) in HDL (Verilog/VHDL)?
Xilinx Answer #3486 : SYNPLIFY: How are asynchronous set/reset flip-flops (DFFRS) handled?
Xilinx Answer #3372 : SYNPLIFY: How to synthesize the OE FF in the SpartanXL, XC4000XLA/XV, and Virtex IOB?
Xilinx Answer #3323 : SYNPLIFY: How to instantiate the STARTUP for a XC5200?
Xilinx Answer #2977 : SYNPLIFY: How to use the syn_useenables attribute?
Xilinx Answer #2867 : SYNPLIFY: How to force IOB flip-flops vs a CLB flip-flops using xc_ioff?
Xilinx Answer #2831 : SYNPLIFY: How to force an IOB NODELAY latch or flip-flop in HDL (Verilog/VHDL)?
Xilinx Answer #2805 : SYNPLIFY: How to instantiate Boundary Scan (BSCAN) in HDL (Verilog/VHDL)?
Xilinx Answer #2713 : SYNPLIFY: How to instantiate a pre-optimized (black-box) netlist (XNF, EDIF, NGC, COREGEN, LOGIBLOX) file in HDL (Verilog/VHDL)?
Xilinx Answer #2649 : SYNPLIFY: How to change the bus-notation using syn_edif_bit_format and syn_edif_scalar_format attributes?
Xilinx Answer #2508 : SYNPLIFY: How to infer Virtex Block SelectRAM+ using the syn_ramstyle attribute?
Xilinx Answer #2379 : SYNPLIFY: How to lock down I/O pins in HDL (Verilog/VHDL)?
Xilinx Answer #2370 : SYNPLIFY: How to preserve instances with unused outputs using the syn_noprune attribute?
Xilinx Answer #2233 : SYNPLIFY: Why aren't Unified Library names used in the XNF?
Xilinx Answer #2185 : SYNPLIFY: How to change the output slew rate using the xc_fast attribute?
Xilinx Answer #2145 : SYNPLIFY: How to a declare PULLUP/PULLDOWN in HDL (Verilog/VHDL)?
Xilinx Answer #2104 : SYNPLIFY: How to instantiate RAM or ROM in HDL (Verilog/VHDL)?
Xilinx Answer #2022 : SYNPLIFY: How to instantiate and initialize Virtex Select BlockRAM+?
Xilinx Answer #1995 : SYNPLIFY: How to set the different I/O standards for Virtex using the xc_padtype attribute?
Xilinx Answer #1992 : SYNPLIFY: How to instantiate LUT primitives in HDL for Virtex?
Xilinx Answer #1561 : SYNPLIFY: How to specify a port on a black_box is a clock using the syn_isclock attribute?
Xilinx Answer #1540 : SYNPLIFY: How to convert tristate multiplexers to LUT multiplexers using the syn_tristatetomux attribute?
Xilinx Answer #1337 : SYNPLIFY: How to apply the DRIVE property using the xc_props attribute?
Xilinx Answer #1061 : SYNPLIFY: How is the top level module or entity/architecture determined?
Xilinx Answer #948 : SYNPLIFY: "Net work.ibtpu(behavior)-o_c_c has mixed driver types" when using Virtex pullups/pulldowns
Xilinx Answer #688 : SYNPLIFY: How to infer the BUFGDLL cell for Virtex using the xc_clockbuftype attribute?
Xilinx Answer #560 : SYNPLIFY: How to infer an enable register for a tri-state (storing 'z' over multiple clock cycles)?
Xilinx Answer #510 : SYNPLIFY: "tristate driver NoName on net NoName has its enable tied to GND"
Xilinx Answer #504 : SYNPLIFY: How to prevent the grouping of ports into arrays in the output EDIF netlist using the syn_noarrayports attribute?
Xilinx Answer #244 : SYNPLIFY: How to instantiate Xilinx specific components in HDL?
Xilinx Answer #216 : SYNPLIFY: How to manage hierarchy using the syn_netlist_hierarchy and syn_hier attributes?