<<

naming conventions
    Designer
    PDC commands
net
    locating by name in ChipEditor
net properties
    ChipPlanner
net_critical_ports (GCF)
netBundle
netlist
    navigating through
    viewing
       Viewing your netlist
       Viewing Your Netlist in NetlistViewer MVN
netlist optimization constraints
    dont_optimize
    dont_touch
    optimize
    set_max_fanout
NetlistViewer
    in MultiView Navigator
NetlistViewer MVN
    navigating
    starting
    using with ChipPlanner
    using with SmartTime
    viewing buffers
NetlistViewer with ChipPlanner
nets
    assigning to a region
    bundling
    demoting
    promoting
Nets menu
    ChipEditor
    in MVN
nets tab
    hierarchy window
New Project
New tools
New version, software update
new_design

objects
    changing color in ChipPlanner
    selecting in MultiView Navigator
    selecting in MVN
open_design
Opening existing designs
optimize
   Delete buffer tree constraint
   optimize
Organize constraints in Designer
Organize stimulus files
Organize Stimulus, dialog box
original names
output drive
output level
output load
overlapping regions

Package file order, Verilog
Package file order, VHDL
Package menu
    in MVN
package pin
package pin and pad location
pad location
page splitting
paths
    identifying in NetlistViewer
PDC
PDC commands
    about
    assign_global_clock
    assign_local_clock (Axcelerator)
    assign_local_clock (ProASIC3 and ProASIC3E only)
    assign_net_macros
    assign_region
    define_region
    delete_buffer_tree
    dont_touch_buffer_tree
    move_region
    naming conventions
    reset_floorplan
    reset_io
    reset_iobank
    reset_net_critical
    set_io
       set_io
       set_io (Axcelerator)
       set_io (ProASIC3 only)
       set_io (ProASIC3E)
    set_iobank
    set_location
    set_net_critical
    set_vref
    set_vref_defaults
    syntax conventions
    unassign_global_clock
    unassign_macro_from_region
    unassign_net_macros
    undefine_region
PDC constraint file
   Exporting Files
   Importing Auxiliary files
   Tcl Documentation Conventions
PDC constraints
    syntax conventions
PDC file
    importing PDC files
    in ChipPlanner
    setting I/O banks
PDF file
Permanent lock
physical constraints
physical design constraints
Physical tab
    hierarchy window
pin
    assigning an I/O to
    assigning to a port
    committing
    locking assignment to a port
       pin_fix
       pin_fix_all
    unassigning
    unassigning all
    unlocking from a port
pin assignments
    locking and unlocking
PIN commands
PIN file
PIN files
    about
pin number
pin reports
    creating with Tcl
pin_assign
pin_commit
pin_fix
pin_fix_all
pin_loads
   pin_loads
   set load on port DC
pin_unassign
pin_unassign_all
pin_unfix
PinEditor (non-MVN)
PinEditor MVN
    assigning pins
    changing an object's color
    closing and committing pin assignments
    colors and symbols
    editing I/O attributes
    locking pin assignments
    scripting commands
    setting properties
    starting
    unassigning pins
    unlocking pin assignments
pins
    assign I/O to
       pin_assign
       set_io
       set_io (Axcelerator)
    assigning
       Assigning VREF Pins
       Making pin assignments (standalone PinEditor)
    assigning in PinEditor
    assigning in PinEditor MVN
    assigning in ProASIC3E
    assigning to banks
    displaying in a VREF range
    unassigning
    unassigning from PinEditor MVN
place-and-route, ProASIC and ProASICPLUS
Placement constraints/GCF
PLL core restrictions
PLL cores
PLL delay calculation (ProASIC3E)
PLL input frequencies
PLL output frequencies
PLL Signal Descriptions, ACTgen
Port mapping, ACTgen
ports
    hierarchy window
ports tab
    hierarchy window
power-up state
Power Analysis
PRB file
Precision RTL
Preferences in ACTgen
Preferences, Designer
   Design Directory
   File Association
   Internet Features
   Internet Proxy
   PDF Reader
Preferences, setting in Libero
Prelayout Checker
    in MVN
print statement and return values
    in Tcl
printing
    netlist
Printing reports
priority
    global promotion
ProASIC timing constraints
ProASIC3
    I/O compatibility
    I/O standards
ProASIC3E
    I/O attributes
       ProASIC3 I/O Standards and I/O Attributes Applicability
       ProASIC3E I/O Standards and I/O Attributes Applicability
    I/O compatibility
    I/O standards
ProASICPLUS timing constraints
Profile
   Add or Edit Profile dialog
   Profile conflict dialog box
   Tool Profiles
Programming
   Generating a Fuse file
   Generating prototype files
   Programming
   Starting Silicon Sculptor
Project implementations
Project Manager
Project options
Project profile in Libero
Project settings
Project sources
Projects
   Creating a new project
   Creating a Schematic Source File
   Creating HDL Sources
   Creating your test bench
   Deleting Files
   Design Hierarchy
   File Manager
   Importing Files
   Menu Commands
   Opening a project
   Opening a Schematic Source File
   Overview
   Project settings
   Saving
promote
    nets
properties
    display in ChipPlanner
    logic instances
    net
    setting in ChipPlanner
    setting in PinEditor MVN
Prototype
Proxy

>>