Prev PageHierarchyFilesModulesSignalsTasksFunctionsHelp
ABCDEFGHIJKLMNOPQRSTUVWXYZ_

Signals index

T
 T : CondMux : wire
Connects down to:ME_MUX4B:vx_3:z , ME_MUX4B:vx_2:z , ME_NMUX2B:vc_1:b , ME_NMUX2B:vc_4:a 
 t : Mflipflop_arh : wire
Connects down to:MUX21:i0:Z , Mflipflop_ar:ar:1 
 t0 : DecodeStatus : wire
Connects down to:ME_NAND4:p0:z , ME_NAND2:b5:a 
 t0 : DivLog : wire
Connects down to:ME_NAND3:qb1t0:z , ME_NAND3:qb1t3:a 
 T0 : FREG_5bit : wire
Connects down to:ME_MUX4B:m0:z , ME_NMUX2B:n0:a 
 T0 : FREG_S_5bit : wire
Connects down to:ME_MUX4B:m0:z , ME_NMUX2B:n0:a 
 T0 : ME_NMUX5B : wire
Connects down to:ME_MUX4B:m2:z , ME_NMUX2B:m1:a 
 t0 : ME_Ymux_Bit : wire
Connects down to:ME_NAND2:d0:z , ME_NAND3:d3:a 
 t0 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs1:z , ME_NAND4:ymlsbs4:a 
 t1 : DecodeStatus : wire
Connects down to:ME_NAND3:p1:z , ME_NAND2:b5:b 
 t1 : DivLog : wire
Connects down to:ME_NAND2:qb1t1:z , ME_NAND3:qb1t3:b , ME_NAND2:qb1t5:b 
 t1 : ME_Ymux_Bit : wire
Connects down to:ME_NAND2:d1:z , ME_NAND3:d3:b 
 t1 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs2:z , ME_NAND4:ymlsbs4:b 
 t2 : DecodeStatus : wire
Connects down to:ME_NAND3:p2:z , ME_NAND2:b6:a 
 t2 : DivLog : wire
Connects down to:ME_NAND2:qb1t2:z , ME_NAND3:qb1t3:c 
 t2 : ME_Ymux_Bit : wire
Connects down to:ME_NAND2:d2:z , ME_NAND3:d3:c 
 t2 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs3:z , ME_NAND4:ymlsbs4:c 
 t3 : DecodeStatus : wire
Connects down to:ME_NAND3:p3:z , ME_NAND2:b6:b 
 t3 : DivLog : wire
Connects down to:ME_NAND3:qb1t3:z , ME_MUX2B:qb1m:a 
 t3 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs5:z , ME_NAND4:ymlsbs8:a 
 t4 : DivLog : wire
Connects down to:ME_NAND3:qb1t4:z , ME_NAND2:qb1t5:a 
 t4 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs6:z , ME_NAND4:ymlsbs8:b 
 t5 : DivLog : wire
Connects down to:ME_NAND2:qb1t5:z , ME_MUX2B:qb1m:b 
 t5 : YMuxCtl : wire
Connects down to:ME_NAND2:ymlsbs7:z , ME_NAND4:ymlsbs8:c 
 tAA_done : simm : reg
 tAA_met : simm : reg
 tAA_start : simm : reg
 tabort_limit : pcislave_fm : integer
 tag : Mtrapcode : input
Connects up to:Mtrap_control:trapcode_mod:tag 
 tag : Mtrap_control : wire
Connects down to:Mtrapcode:trapcode_mod:tag 
 tag00_03_out : cam : wire
Connects down to:CMUX4W:CMUX4W16:out_fna , CMUX4W:CMUX4W20:in0_fn 
 tag00_03_out : iocam : wire
Connects down to:IOCMUX4W:CMUX4W16:out_fna , IOCMUX4W:CMUX4W20:in0_fn 
 tag00_15_out : cam : wire
Connects down to:CMUX4W:CMUX4W20:out_fna , CMUX4W:CMUX4W21:in0_fn 
 tag00_15_out : iocam : wire
Connects down to:IOCMUX4W:CMUX4W20:out_fna 
 tag00_31_out : cam : wire
Connects down to:CMUX4W:CMUX4W21:out_fna 
 tag00_out : cam : wire
Connects down to:CAM_LINE:tag00:tag_out , CMUX4W:CMUX4W16:in0_fn 
 tag00_out : iocam : wire
Connects down to:IOCAM_LINE:tag00:tag_out , IOCMUX4W:CMUX4W16:in0_fn 
 tag01_out : cam : wire
Connects down to:CAM_LINE:tag01:tag_out , CMUX4W:CMUX4W16:in1_fn 
 tag01_out : iocam : wire
Connects down to:IOCAM_LINE:tag01:tag_out , IOCMUX4W:CMUX4W16:in1_fn 
 tag02_out : cam : wire
Connects down to:CAM_LINE:tag02:tag_out , CMUX4W:CMUX4W16:in2_fn 
 tag02_out : iocam : wire
Connects down to:IOCAM_LINE:tag02:tag_out , IOCMUX4W:CMUX4W16:in2_fn 
 tag03_out : cam : wire
Connects down to:CAM_LINE:tag03:tag_out , CMUX4W:CMUX4W16:in3_fn 
 tag03_out : iocam : wire
Connects down to:IOCAM_LINE:tag03:tag_out , IOCMUX4W:CMUX4W16:in3_fn 
 tag04_07_out : cam : wire
Connects down to:CMUX4W:CMUX4W15:out_fna , CMUX4W:CMUX4W20:in1_fn 
 tag04_07_out : iocam : wire
Connects down to:IOCMUX4W:CMUX4W15:out_fna , IOCMUX4W:CMUX4W20:in1_fn 
 tag04_out : cam : wire
Connects down to:CAM_LINE:tag04:tag_out , CMUX4W:CMUX4W15:in0_fn 
 tag04_out : iocam : wire
Connects down to:IOCAM_LINE:tag04:tag_out , IOCMUX4W:CMUX4W15:in0_fn 
 tag05_out : cam : wire
Connects down to:CAM_LINE:tag05:tag_out , CMUX4W:CMUX4W15:in1_fn 
 tag05_out : iocam : wire
Connects down to:IOCAM_LINE:tag05:tag_out , IOCMUX4W:CMUX4W15:in1_fn 
 tag06_out : cam : wire
Connects down to:CAM_LINE:tag06:tag_out , CMUX4W:CMUX4W15:in2_fn 
 tag06_out : iocam : wire
Connects down to:IOCAM_LINE:tag06:tag_out , IOCMUX4W:CMUX4W15:in2_fn 
 tag07_out : cam : wire
Connects down to:CAM_LINE:tag07:tag_out , CMUX4W:CMUX4W15:in3_fn 
 tag07_out : iocam : wire
Connects down to:IOCAM_LINE:tag07:tag_out , IOCMUX4W:CMUX4W15:in3_fn 
 tag08_11_out : cam : wire
Connects down to:CMUX4W:CMUX4W14:out_fna , CMUX4W:CMUX4W20:in2_fn 
 tag08_11_out : iocam : wire
Connects down to:IOCMUX4W:CMUX4W14:out_fna , IOCMUX4W:CMUX4W20:in2_fn 
 tag08_out : cam : wire
Connects down to:CAM_LINE:tag08:tag_out , CMUX4W:CMUX4W14:in0_fn 
 tag08_out : iocam : wire
Connects down to:IOCAM_LINE:tag08:tag_out , IOCMUX4W:CMUX4W14:in0_fn 
 tag09_out : cam : wire
Connects down to:CAM_LINE:tag09:tag_out , CMUX4W:CMUX4W14:in1_fn 
 tag09_out : iocam : wire
Connects down to:IOCAM_LINE:tag09:tag_out , IOCMUX4W:CMUX4W14:in1_fn 
 tag10_out : cam : wire
Connects down to:CAM_LINE:tag10:tag_out , CMUX4W:CMUX4W14:in2_fn 
 tag10_out : iocam : wire
Connects down to:IOCAM_LINE:tag10:tag_out , IOCMUX4W:CMUX4W14:in2_fn 
 tag11_out : cam : wire
Connects down to:CAM_LINE:tag11:tag_out , CMUX4W:CMUX4W14:in3_fn 
 tag11_out : iocam : wire
Connects down to:IOCAM_LINE:tag11:tag_out , IOCMUX4W:CMUX4W14:in3_fn 
 tag12_15_out : cam : wire
Connects down to:CMUX4W:CMUX4W13:out_fna , CMUX4W:CMUX4W20:in3_fn 
 tag12_15_out : iocam : wire
Connects down to:IOCMUX4W:CMUX4W13:out_fna , IOCMUX4W:CMUX4W20:in3_fn 
 tag12_out : cam : wire
Connects down to:CAM_LINE:tag12:tag_out , CMUX4W:CMUX4W13:in0_fn 
 tag12_out : iocam : wire
Connects down to:IOCAM_LINE:tag12:tag_out , IOCMUX4W:CMUX4W13:in0_fn 
 tag13_out : cam : wire
Connects down to:CAM_LINE:tag13:tag_out , CMUX4W:CMUX4W13:in1_fn 
 tag13_out : iocam : wire
Connects down to:IOCAM_LINE:tag13:tag_out , IOCMUX4W:CMUX4W13:in1_fn 
 tag14_out : cam : wire
Connects down to:CAM_LINE:tag14:tag_out , CMUX4W:CMUX4W13:in2_fn 
 tag14_out : iocam : wire
Connects down to:IOCAM_LINE:tag14:tag_out , IOCMUX4W:CMUX4W13:in2_fn 
 tag15_out : cam : wire
Connects down to:CAM_LINE:tag15:tag_out , CMUX4W:CMUX4W13:in3_fn 
 tag15_out : iocam : wire
Connects down to:IOCAM_LINE:tag15:tag_out , IOCMUX4W:CMUX4W13:in3_fn 
 tag16_19_out : cam : wire
Connects down to:CMUX4W:CMUX4W12:out_fna , CMUX4W:CMUX4W19:in0_fn 
 tag16_31_out : cam : wire
Connects down to:CMUX4W:CMUX4W19:out_fna , CMUX4W:CMUX4W21:in1_fn 
 tag16_out : cam : wire
Connects down to:CAM_LINE:tag16:tag_out , CMUX4W:CMUX4W12:in0_fn 
 tag17_out : cam : wire
Connects down to:CAM_LINE:tag17:tag_out , CMUX4W:CMUX4W12:in1_fn 
 tag18_out : cam : wire
Connects down to:CAM_LINE:tag18:tag_out , CMUX4W:CMUX4W12:in2_fn 
 tag19_out : cam : wire
Connects down to:CAM_LINE:tag19:tag_out , CMUX4W:CMUX4W12:in3_fn 
 tag20_23_out : cam : wire
Connects down to:CMUX4W:CMUX4W11:out_fna , CMUX4W:CMUX4W19:in1_fn 
 tag20_out : cam : wire
Connects down to:CAM_LINE:tag20:tag_out , CMUX4W:CMUX4W11:in0_fn 
 tag21_out : cam : wire
Connects down to:CAM_LINE:tag21:tag_out , CMUX4W:CMUX4W11:in1_fn 
 tag22_out : cam : wire
Connects down to:CAM_LINE:tag22:tag_out , CMUX4W:CMUX4W11:in2_fn 
 tag23_out : cam : wire
Connects down to:CAM_LINE:tag23:tag_out , CMUX4W:CMUX4W11:in3_fn 
 tag24_27_out : cam : wire
Connects down to:CMUX4W:CMUX4W10:out_fna , CMUX4W:CMUX4W19:in2_fn 
 tag24_out : cam : wire
Connects down to:CAM_LINE:tag24:tag_out , CMUX4W:CMUX4W10:in0_fn 
 tag25_out : cam : wire
Connects down to:CAM_LINE:tag25:tag_out , CMUX4W:CMUX4W10:in1_fn 
 tag26_out : cam : wire
Connects down to:CAM_LINE:tag26:tag_out , CMUX4W:CMUX4W10:in2_fn 
 tag27_out : cam : wire
Connects down to:CAM_LINE:tag27:tag_out , CMUX4W:CMUX4W10:in3_fn 
 tag28_31_out : cam : wire
Connects down to:CMUX4W:CMUX4W9:out_fna , CMUX4W:CMUX4W19:in3_fn 
 tag28_out : cam : wire
Connects down to:CAM_LINE:tag28:tag_out , CMUX4W:CMUX4W9:in0_fn 
 tag29_out : cam : wire
Connects down to:CAM_LINE:tag29:tag_out , CMUX4W:CMUX4W9:in1_fn 
 tag30_out : cam : wire
Connects down to:CAM_LINE:tag30:tag_out , CMUX4W:CMUX4W9:in2_fn 
 tag31_out : cam : wire
Connects down to:CAM_LINE:tag31:tag_out , CMUX4W:CMUX4W9:in3_fn 
 tagchk_op : Miu : wire
 tagged_ovf : alu34 : input
Connects down to:Mccgen:ccgen:tagged_ovf 
Connects up to:Mexec:alucc:tagged_ovf 
 tagged_ovf : Malu_control : output wire
Connects up to:Mdecode:alu_control:tagged_ovf 
 tagged_ovf : Mccgen : input
Connects up to:alu34:ccgen:tagged_ovf 
 tagged_ovf : Mdecode : output
Connects down to:Malu_control:alu_control:tagged_ovf 
Connects up to:Miuchip:decode:tagged_ovf 
 tagged_ovf : Mexec : input
Connects down to:alu34:alucc:tagged_ovf 
Connects up to:Miuchip:exec:tagged_ovf 
 tagged_ovf : Miuchip : wire
Connects down to:Mdecode:decode:tagged_ovf , Mexec:exec:tagged_ovf 
 tagmiss : Mhold_control : wire
Connects down to:Mflipflop_1:post_tagmiss_reg_1:din 
 tagv_write : rl_ic_cntl : wire
 tag_cmp : mc_dtag : wire
 tag_cmp : mc_itag : wire
 tag_hld : cam : wire
Connects down to:CAM_LINE:tag00:hold , CAM_LINE:tag01:hold , CAM_LINE:tag02:hold , CAM_LINE:tag03:hold , CAM_LINE:tag04:hold , CAM_LINE:tag05:hold , CAM_LINE:tag06:hold , CAM_LINE:tag07:hold , CAM_LINE:tag08:hold , CAM_LINE:tag09:hold , CAM_LINE:tag10:hold , CAM_LINE:tag11:hold , CAM_LINE:tag12:hold , CAM_LINE:tag13:hold , CAM_LINE:tag14:hold , CAM_LINE:tag15:hold , CAM_LINE:tag16:hold , CAM_LINE:tag17:hold , CAM_LINE:tag18:hold , CAM_LINE:tag19:hold , CAM_LINE:tag20:hold , CAM_LINE:tag21:hold , CAM_LINE:tag22:hold , CAM_LINE:tag23:hold , CAM_LINE:tag24:hold , CAM_LINE:tag25:hold , CAM_LINE:tag26:hold , CAM_LINE:tag27:hold , CAM_LINE:tag28:hold , CAM_LINE:tag29:hold , CAM_LINE:tag30:hold , CAM_LINE:tag31:hold 
 tag_hld : iocam : wire
Connects down to:IOCAM_LINE:tag00:hold , IOCAM_LINE:tag01:hold , IOCAM_LINE:tag02:hold , IOCAM_LINE:tag03:hold , IOCAM_LINE:tag04:hold , IOCAM_LINE:tag05:hold , IOCAM_LINE:tag06:hold , IOCAM_LINE:tag07:hold , IOCAM_LINE:tag08:hold , IOCAM_LINE:tag09:hold , IOCAM_LINE:tag10:hold , IOCAM_LINE:tag11:hold , IOCAM_LINE:tag12:hold , IOCAM_LINE:tag13:hold , IOCAM_LINE:tag14:hold , IOCAM_LINE:tag15:hold 
 tag_in : CAM_LINE : input
Connects down to:MflipflopR_1:cam_line_v_1:din , Mflipflop_h_32:cam_line_0_31:din , Mflipflop_h_9:cam_line_32_40:din 
Connects up to:cam:tag00:c_data_in_reg , cam:tag01:c_data_in_reg , cam:tag02:c_data_in_reg , cam:tag03:c_data_in_reg , cam:tag04:c_data_in_reg , cam:tag05:c_data_in_reg , cam:tag06:c_data_in_reg , cam:tag07:c_data_in_reg , cam:tag08:c_data_in_reg , cam:tag09:c_data_in_reg , cam:tag10:c_data_in_reg , cam:tag11:c_data_in_reg , cam:tag12:c_data_in_reg , cam:tag13:c_data_in_reg , cam:tag14:c_data_in_reg , cam:tag15:c_data_in_reg , cam:tag16:c_data_in_reg , cam:tag17:c_data_in_reg , cam:tag18:c_data_in_reg , cam:tag19:c_data_in_reg , cam:tag20:c_data_in_reg , cam:tag21:c_data_in_reg , cam:tag22:c_data_in_reg , cam:tag23:c_data_in_reg , cam:tag24:c_data_in_reg , cam:tag25:c_data_in_reg , cam:tag26:c_data_in_reg , cam:tag27:c_data_in_reg , cam:tag28:c_data_in_reg , cam:tag29:c_data_in_reg , cam:tag30:c_data_in_reg , cam:tag31:c_data_in_reg 
 tag_in : IOCAM_LINE : input
Connects down to:MflipflopR_1:cam_line_v_1:din , Mflipflop_h_32:cam_line_0_31:din , Mflipflop_h_9:cam_line_32_40:din 
Connects up to:iocam:tag00:c_data_in_reg , iocam:tag01:c_data_in_reg , iocam:tag02:c_data_in_reg , iocam:tag03:c_data_in_reg , iocam:tag04:c_data_in_reg , iocam:tag05:c_data_in_reg , iocam:tag06:c_data_in_reg , iocam:tag07:c_data_in_reg , iocam:tag08:c_data_in_reg , iocam:tag09:c_data_in_reg , iocam:tag10:c_data_in_reg , iocam:tag11:c_data_in_reg , iocam:tag12:c_data_in_reg , iocam:tag13:c_data_in_reg , iocam:tag14:c_data_in_reg , iocam:tag15:c_data_in_reg 
 tag_miss : rl_ic_cntl : wire
 tag_out : CAM_LINE : output
Connects up to:cam:tag10:tag10_out , cam:tag11:tag11_out , cam:tag12:tag12_out , cam:tag13:tag13_out , cam:tag14:tag14_out , cam:tag15:tag15_out , cam:tag16:tag16_out , cam:tag17:tag17_out , cam:tag18:tag18_out , cam:tag19:tag19_out , cam:tag20:tag20_out , cam:tag21:tag21_out , cam:tag22:tag22_out , cam:tag23:tag23_out , cam:tag24:tag24_out , cam:tag25:tag25_out , cam:tag26:tag26_out , cam:tag27:tag27_out , cam:tag28:tag28_out , cam:tag29:tag29_out , cam:tag30:tag30_out , cam:tag31:tag31_out , cam:tag00:tag00_out , cam:tag01:tag01_out , cam:tag02:tag02_out , cam:tag03:tag03_out , cam:tag04:tag04_out , cam:tag05:tag05_out , cam:tag06:tag06_out , cam:tag07:tag07_out , cam:tag08:tag08_out , cam:tag09:tag09_out 
 tag_out : IOCAM_LINE : output
Connects up to:iocam:tag10:tag10_out , iocam:tag11:tag11_out , iocam:tag12:tag12_out , iocam:tag13:tag13_out , iocam:tag14:tag14_out , iocam:tag15:tag15_out , iocam:tag00:tag00_out , iocam:tag01:tag01_out , iocam:tag02:tag02_out , iocam:tag03:tag03_out , iocam:tag04:tag04_out , iocam:tag05:tag05_out , iocam:tag06:tag06_out , iocam:tag07:tag07_out , iocam:tag08:tag08_out , iocam:tag09:tag09_out 
 tag_reg : CAM_LINE : wire
Connects down to:Mflipflop_h_32:cam_line_0_31:out , Mflipflop_h_9:cam_line_32_40:out 
 tag_reg : IOCAM_LINE : wire
Connects down to:Mflipflop_h_32:cam_line_0_31:out , Mflipflop_h_9:cam_line_32_40:out 
 tag_write : rl_ic_cntl : wire
 tail : sastasks : integer
 taken : Mfcc_eval : output reg
Connects up to:Mpipec_br_vald:fcc_eval:fcc_taken 
 take_icdata : Mdecode : output
Connects down to:Mpc_cntl:pc_cntl:take_icdata 
Connects up to:Miuchip:decode:take_icdata 
 take_icdata : Miuchip : wire
Connects down to:Mqueue:queue:take_icdata , Mdecode:decode:take_icdata 
 take_icdata : Mpc_cntl : output wire
Connects up to:Mdecode:pc_cntl:take_icdata 
 take_icdata : Mqueue : input
Connects up to:Miuchip:queue:take_icdata 
 take_icdata_l : Mpc_cntl : wire
Connects down to:Mflipflop_1:take_icdata_reg_1:out 
 tapc_nstate : tap_fsm : wire
Connects down to:Mflipflop_ar_4:fsm:in 
 tapc_state : tap_fsm : wire
 tapc_state_l : tap_fsm : wire
Connects down to:Mflipflop_ar_4:fsm:out 
 tap_reset_en : tap_decode : wire
Connects down to:Mflipflop_noop:spare_gate_bugfix_1018:in 
 tap_reset_l : bsr_control : input
Connects down to:Mflipflop_arh:la1:reset_l 
Connects up to:rl_jtag_cntl:bsrc:tap_reset_l 
 tap_reset_l : ir : input
Connects down to:Mflipflop_arh:dcd_l1:reset_l , Mflipflop_arh:dcd_l2:reset_l , Mflipflop_arh:dcd_l3:reset_l , Mflipflop_arh:crl:reset_l , Mflipflop_arh:dcd_l4:reset_l , Mflipflop_arh:dcd_l5:reset_l , Mflipflop_arh:dcd_l6:reset_l , Mflipflop_arh:dcd_l7:reset_l , Mflipflop_arh:dcd_l8:reset_l , Mflipflop_arh:dcd_l9:reset_l 
Connects up to:rl_jtag_cntl:inreg:tap_reset_l 
 tap_reset_l : rl_jtag_cntl : wire
Connects down to:tap_decode:tapdcd:tap_reset_l , ir:inreg:tap_reset_l , bsr_control:bsrc:tap_reset_l , scanclock_control:sckc:tap_reset_l 
 tap_reset_l : scanclock_control : input
Connects down to:Mflipflop_arh:mla2:reset_l 
Connects up to:rl_jtag_cntl:sckc:tap_reset_l 
 tap_reset_l : tap_decode : output
Connects down to:Mflipflop_ar:l4:0 
Connects up to:rl_jtag_cntl:tapdcd:tap_reset_l 
 target_abort : pcimaster_fm : reg
 target_abort : pcislave_fm : reg
 target_f : Mdcc_bp : wire
Connects down to:Mflipflop:tf_reg:out 
 target_g : Mdcc_bp : wire
Connects down to:Mflipflop:tf_reg:in 
 tar_devselout : pcic : output wire
Connects down to:pci_core:PCI_CORE:tar_devselout 
Connects up to:ssparc_core:ssparc_pcic:w_devsel_l_out 
 tar_rcv1_almost_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv1_almost_full 
 tar_rcv1_almost_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_almost_full , pci_core:PCI_CORE:trcv1_almost_full 
 tar_rcv1_dataout : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv1_dataout 
 tar_rcv1_dataout : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_dataout , pci_core:PCI_CORE:trcv_dataout 
 tar_rcv1_fifo_be_out : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv1_fifo_be_out 
 tar_rcv1_fifo_be_out : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_fifo_be_out , pci_core:PCI_CORE:trcv_fifo_be_out 
 tar_rcv1_fifo_empty : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv1_fifo_empty 
 tar_rcv1_fifo_empty : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_fifo_empty , pci_core:PCI_CORE:trcv1_fifo_empty 
 tar_rcv1_fifo_empty1 : afxmaster : reg
 tar_rcv1_fifo_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv1_fifo_full 
 tar_rcv1_fifo_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_fifo_full , pci_core:PCI_CORE:trcv1_fifo_full 
 tar_rcv1_fifo_next_be_out : afxmaster : input
Connects up to:pcic:afxm:tar_rcv1_fifo_next_be_out 
 tar_rcv1_fifo_next_be_out : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_fifo_next_be_out , pci_core:PCI_CORE:trcv_fifo_next_be_out 
 tar_rcv1_fifo_read : afxmaster : output reg
Connects up to:pcic:afxm:tar_rcv1_fifo_read 
 tar_rcv1_fifo_read : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_fifo_read , pci_core:PCI_CORE:trcv1_fifo_read 
 tar_rcv1_half_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv1_half_full 
 tar_rcv1_half_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv1_half_full , pci_core:PCI_CORE:trcv1_half_full 
 tar_rcv2_almost_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv2_almost_full 
 tar_rcv2_almost_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_almost_full , pci_core:PCI_CORE:trcv2_almost_full 
 tar_rcv2_dataout : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv2_dataout 
 tar_rcv2_dataout : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_dataout , pci_core:PCI_CORE:trcv_dataout 
 tar_rcv2_fifo_be_out : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv2_fifo_be_out 
 tar_rcv2_fifo_be_out : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_fifo_be_out , pci_core:PCI_CORE:trcv_fifo_be_out 
 tar_rcv2_fifo_empty : afxmaster : input wire
Connects up to:pcic:afxm:tar_rcv2_fifo_empty 
 tar_rcv2_fifo_empty : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_fifo_empty , pci_core:PCI_CORE:trcv2_fifo_empty 
 tar_rcv2_fifo_empty1 : afxmaster : reg
 tar_rcv2_fifo_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv2_fifo_full 
 tar_rcv2_fifo_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_fifo_full , pci_core:PCI_CORE:trcv2_fifo_full 
 tar_rcv2_fifo_next_be_out : afxmaster : input
Connects up to:pcic:afxm:tar_rcv2_fifo_next_be_out 
 tar_rcv2_fifo_next_be_out : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_fifo_next_be_out , pci_core:PCI_CORE:trcv_fifo_next_be_out 
 tar_rcv2_fifo_read : afxmaster : output reg
Connects down to:abort_write_sm:aw_sm:trcv2_read 
Connects up to:pcic:afxm:tar_rcv2_fifo_read 
 tar_rcv2_fifo_read : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_fifo_read , pci_core:PCI_CORE:trcv2_fifo_read 
 tar_rcv2_half_full : afxmaster : input
Connects up to:pcic:afxm:tar_rcv2_half_full 
 tar_rcv2_half_full : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv2_half_full , pci_core:PCI_CORE:trcv2_half_full 
 tar_rcv_fifo_flush : afxmaster : output reg
Connects up to:pcic:afxm:tar_rcv_fifo_flush 
 tar_rcv_fifo_flush : pcic : wire
Connects down to:afxmaster:afxm:tar_rcv_fifo_flush , pci_core:PCI_CORE:trcv_fifo_flush 
 tar_stopout : pcic : output wire
Connects down to:pci_core:PCI_CORE:tar_stopout 
Connects up to:ssparc_core:ssparc_pcic:w_stop_l_out 
 tar_trdyout : afxmaster : input
Connects up to:pcic:afxm:tar_trdyout 
 tar_trdyout : pcic : output wire
Connects down to:afxmaster:afxm:tar_trdyout , pci_core:PCI_CORE:tar_trdyout 
Connects up to:ssparc_core:ssparc_pcic:w_trdy_l_out 
 tar_valid_cmd : afxmaster : input wire
Connects up to:pcic:afxm:tar_valid_cmd 
 tar_valid_cmd : pcic : wire
Connects down to:afxmaster:afxm:tar_valid_cmd , pci_core:PCI_CORE:tar_valid_cmd 
 tar_valid_cmd : quiescent_sm : input
Connects up to:afxmaster:q_sm:tar_valid_cmd_early 
 tar_valid_cmd1 : afxmaster : reg
 tar_valid_cmd_early : afxmaster : input wire
Connects down to:quiescent_sm:q_sm:tar_valid_cmd 
Connects up to:pcic:afxm:tar_valid_cmd_early 
 tar_valid_cmd_early : pcic : wire
Connects down to:afxmaster:afxm:tar_valid_cmd_early , pci_core:PCI_CORE:tar_valid_cmd_early 
 tar_valid_cmd_g : afxmaster : wire
Connects down to:sync:s1:out 
 tar_valid_cmd_p : afxmaster : wire
Connects down to:sync:s1:in 
 tar_xmit1_data_be_in : pcic : wire
 tar_xmit1_data_in : afxmaster : output wire
Connects up to:pcic:afxm:tar_xmit1_data_in 
 tar_xmit1_data_in : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit1_data_in , pci_core:PCI_CORE:txmt_data_in 
 tar_xmit1_fifo_full : afxmaster : input
Connects up to:pcic:afxm:tar_xmit1_fifo_full 
 tar_xmit1_fifo_full : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit1_fifo_full , pci_core:PCI_CORE:txmt1_fifo_full 
 tar_xmit1_fifo_write : afxmaster : output reg
Connects up to:pcic:afxm:tar_xmit1_fifo_write 
 tar_xmit1_fifo_write : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit1_fifo_write , pci_core:PCI_CORE:txmt1_fifo_write 
 tar_xmit1_fifo_write_ptr : afxmaster : input
Connects up to:pcic:afxm:tar_xmit1_fifo_write_ptr 
 tar_xmit1_fifo_write_ptr : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit1_fifo_write_ptr , pci_core:PCI_CORE:txmt1_fifo_write_ptr 
 tar_xmit2_data_be_in : pcic : wire
 tar_xmit2_data_in : afxmaster : output wire
Connects up to:pcic:afxm:tar_xmit2_data_in 
 tar_xmit2_data_in : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit2_data_in , pci_core:PCI_CORE:txmt_data_in 
 tar_xmit2_fifo_full : afxmaster : input
Connects up to:pcic:afxm:tar_xmit2_fifo_full 
 tar_xmit2_fifo_full : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit2_fifo_full , pci_core:PCI_CORE:txmt2_fifo_full 
 tar_xmit2_fifo_write : afxmaster : output reg
Connects up to:pcic:afxm:tar_xmit2_fifo_write 
 tar_xmit2_fifo_write : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit2_fifo_write , pci_core:PCI_CORE:txmt2_fifo_write 
 tar_xmit2_fifo_write_ptr : afxmaster : input
Connects up to:pcic:afxm:tar_xmit2_fifo_write_ptr 
 tar_xmit2_fifo_write_ptr : pcic : wire
Connects down to:afxmaster:afxm:tar_xmit2_fifo_write_ptr , pci_core:PCI_CORE:txmt2_fifo_write_ptr 
 tar_xmit_fifo_full : afxmaster : wire
 tar_xmt_fifo_empty : afxmaster : input
Connects up to:pcic:afxm:tar_xmt_fifo_empty 
 tar_xmt_fifo_empty : pcic : wire
Connects down to:afxmaster:afxm:tar_xmt_fifo_empty , pci_core:PCI_CORE:txmt_fifo_empty 
 tar_xmt_fifo_empty : retry_sm : input
Connects up to:afxmaster:retry_sm1:tar_xmt_fifo_empty_p 
 tar_xmt_fifo_empty : start_sm : input
Connects up to:afxmaster:start_sm1:tar_xmt_fifo_empty_p 
 tar_xmt_fifo_empty : start_xfer_sm : input
Connects up to:afxmaster:start_xfer_sm1:tar_xmt_fifo_empty_g 
 tar_xmt_fifo_empty_g : afxmaster : wire
Connects down to:start_xfer_sm:start_xfer_sm1:tar_xmt_fifo_empty 
 tar_xmt_fifo_empty_p : afxmaster : wire
Connects down to:retry_sm:retry_sm1:tar_xmt_fifo_empty , quiescent_sm:q_sm:txmt_empty_p , start_sm:start_sm1:tar_xmt_fifo_empty 
 tar_xmt_fifo_flush : afxmaster : output reg
Connects up to:pcic:afxm:tar_xmt_fifo_flush 
 tar_xmt_fifo_flush : pcic : wire
Connects down to:afxmaster:afxm:tar_xmt_fifo_flush , pci_core:PCI_CORE:txmt_fifo_flush 
 tar_xmt_fifo_outempty : afxmaster : input
Connects up to:pcic:afxm:tar_xmt_fifo_outempty 
 tar_xmt_fifo_outempty : pcic : wire
Connects down to:afxmaster:afxm:tar_xmt_fifo_outempty , pci_core:PCI_CORE:txmt_fifo_outempty 
 tbam : Mtbr : wire
 tbam_wire : Mtbr : wire
Connects down to:Mflipflop_20:tba_master_20:out 
 tbrm : Mexec : output
Connects down to:Mtbr:tbr_mod:tbrm 
Connects up to:Miuchip:exec:tbrm 
 tbrm : Miuchip : wire
Connects down to:Mpc:pc:tbrm , Mexec:exec:tbrm 
 tbrm : Mpc : input
Connects up to:Miuchip:pc:tbrm 
 tbrm : Mtbr : output wire
Connects up to:Mexec:tbr_mod:tbrm 
 tbr_unwr : Mtbr : wire
 tbr_unwr_wire : Mtbr : wire
Connects down to:Mflipflop_8:tt_master_8:din 
 tbr_upper : Mpc : wire
 tbr_value : sastasks : reg
 tbr_wr : Mtbr : wire
 tbr_wr_wire : Mtbr : wire
Connects down to:Mflipflop_20:tba_master_20:din 
 tb_error : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tb_error , S_TLB:MMU_tlb:ERROR 
 tb_error : m_mmu_cntl : input
Connects down to:rl_mmu_regs:mmu_regs:tb_error 
Connects up to:mmu:MMU_cntl:tb_error 
 tb_error : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tb_error 
 tb_out : dp_mmu : input
Connects down to:MflipflopR_28:tlb_data_28:din 
Connects up to:mmu:MMU_dp:tb_out 
 tb_out : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_acc_raw , m_mmu_cntl:MMU_cntl:tlb_c_bit , m_mmu_cntl:MMU_cntl:tlb_lvl , dp_mmu:MMU_dp:tb_out , S_TLB:MMU_tlb:RD_OUT27 , S_TLB:MMU_tlb:RD_OUT26 , S_TLB:MMU_tlb:RD_OUT25 , S_TLB:MMU_tlb:RD_OUT24 , S_TLB:MMU_tlb:RD_OUT23 , S_TLB:MMU_tlb:RD_OUT22 , S_TLB:MMU_tlb:RD_OUT21 , S_TLB:MMU_tlb:RD_OUT20 , S_TLB:MMU_tlb:RD_OUT19 , S_TLB:MMU_tlb:RD_OUT18 , S_TLB:MMU_tlb:RD_OUT17 , S_TLB:MMU_tlb:RD_OUT16 , S_TLB:MMU_tlb:RD_OUT15 , S_TLB:MMU_tlb:RD_OUT14 , S_TLB:MMU_tlb:RD_OUT13 , S_TLB:MMU_tlb:RD_OUT12 , S_TLB:MMU_tlb:RD_OUT11 , S_TLB:MMU_tlb:RD_OUT10 , S_TLB:MMU_tlb:RD_OUT9 , S_TLB:MMU_tlb:RD_OUT8 , S_TLB:MMU_tlb:RD_OUT7 , S_TLB:MMU_tlb:RD_OUT6 , S_TLB:MMU_tlb:RD_OUT5 , S_TLB:MMU_tlb:RD_OUT4 , S_TLB:MMU_tlb:RD_OUT3 , S_TLB:MMU_tlb:RD_OUT2 , S_TLB:MMU_tlb:RD_OUT1 , S_TLB:MMU_tlb:RD_OUT0 
 tc : pcimaster : integer
 tc : pcimaster_fm : integer
 tc : pcislave_fm : integer
 TC : SRLC1A : input
Connects down to:CSL_SRLC0:M1:4 
 TC : SRLC1C : input
Connects down to:CSL_SRLC0:M1:4 
 tCAC_met : simm : reg
 tcen_sync : rl_clk_cntl : wire
Connects down to:Mflipflop_rh:scmode_ff:out , Mflipflop_rh:rcc_rst_ff:in 
 tcen_sync1 : rl_clk_cntl : wire
Connects down to:Mflipflop_rh:scmode1_ff:out , Mflipflop_rh:scmode_ff:in 
 tcexc : stat_ctl : wire
 tck : bsr_control : input
Connects down to:ACABGEN:abgen:CLK 
Connects up to:rl_jtag_cntl:bsrc:tck 
 tck : bypass : input (used in @posedge)
Connects down to:Mflipflop_sh:dffld1:clock 
Connects up to:rl_jtag_cntl:byp:tck 
 tck : ccr : input (used in @posedge)
Connects down to:syncff_b:sff1:clk , syncff_b:sff2:clk , syncff_b:sff3:clk , syncff_b:sff4:clk , Mflipflop_sh:dffld1:clock , Mflipflop_sh:dffld2:clock 
Connects up to:rl_jtag_cntl:clkc:tck 
 tck : idreg : input (used in @posedge)
Connects down to:Mflipflop_sh_32:ff1:clock 
Connects up to:rl_jtag_cntl:idr:tck 
 tck : ir : input (used in @posedge)
Connects down to:Mflipflop_sh_6:ld16:clock 
Connects up to:rl_jtag_cntl:inreg:tck 
 tck : isr_control : input (used in @posedge)
Connects down to:Mflipflop_noop:__spare_gate_S1dffsrh_373:clock , Mflipflop_ar:la1:3 
Connects up to:rl_jtag_cntl:isrc:tck 
 tck : rl_jtag_cntl : input (used in @posedge)
Connects down to:tap_fsm:tapsm:tck , tap_decode:tapdcd:tck , ir:inreg:tck , bsr_control:bsrc:tck , isr_control:isrc:tck , scanclock_control:sckc:tck , bypass:byp:tck , idreg:idr:tck , ccr:clkc:tck 
Connects up to:clk_misc:jtag_cntl:jtag_ck 
 tck : scanclock_control : input
Connects down to:Mflipflop_arh:mla2:clock 
Connects up to:rl_jtag_cntl:sckc:tck 
 TCK : SCN4IMA : input
Connects down to:CSL_FD3_Q:M3:CP 
 tck : tap_decode : input (used in @posedge)
Connects down to:Mflipflop_noop:spare_gate_bugfix_1018:clock 
Connects up to:rl_jtag_cntl:tapdcd:tck 
 tck : tap_fsm : input
Connects down to:Mflipflop_ar_4:fsm:clock 
Connects up to:rl_jtag_cntl:tapsm:tck 
 tckbar : bsr_control : input
Connects down to:Mflipflop_ar:bsen_fe2:3 , Mflipflop_arh:la1:clock 
Connects up to:rl_jtag_cntl:bsrc:tckbar 
 tckbar : ir : input
Connects down to:Mflipflop_arh:inst_latch_l1:clock , Mflipflop_arh:inst_latch_l2:clock , Mflipflop_arh:inst_latch_l3:clock , Mflipflop_arh:inst_latch_l4:clock , Mflipflop_arh:inst_latch_l5:clock , Mflipflop_arh:inst_latch_l6:clock , Mflipflop_arh:dcd_l1:clock , Mflipflop_arh:dcd_l2:clock , Mflipflop_arh:dcd_l3:clock , Mflipflop_arh:crl:clock , Mflipflop_arh:dcd_l4:clock , Mflipflop_arh:dcd_l5:clock , Mflipflop_arh:dcd_l6:clock , Mflipflop_arh:dcd_l7:clock , Mflipflop_arh:dcd_l8:clock , Mflipflop_arh:dcd_l9:clock 
Connects up to:rl_jtag_cntl:inreg:tckbar 
 tckbar : isr_control : input
Connects down to:Mflipflop_ar:fe2:3 
Connects up to:rl_jtag_cntl:isrc:tckbar 
 tckbar : rl_jtag_cntl : wire (used in @posedge)
Connects down to:Mflipflop:bndy_cell_clk:clock , tap_decode:tapdcd:tckbar , ir:inreg:tckbar , bsr_control:bsrc:tckbar , isr_control:isrc:tckbar , tdo_control:tdoc:tckbar 
 tckbar : tap_decode : input
Connects down to:Mflipflop_ar:ff_bug1059:3 , Mflipflop_ar:l4:3 
Connects up to:rl_jtag_cntl:tapdcd:tckbar 
 tckbar : tdo_control : input (used in @posedge)
Connects down to:Mflipflop_noop:fe1:clock 
Connects up to:rl_jtag_cntl:tdoc:tckbar 
 tck_en : scanclock_control : wire
Connects down to:Mflipflop_arh:mla2:out 
 tck_hi : misc_tasks : reg
 tck_lo : misc_tasks : reg
 tck_period : misc_tasks : reg
 tCPA_met : simm : reg
 tCSH_chkd : simm : reg
 tcy_max_clk : pcimonitor_times : integer
 tcy_max_pclk : pcimaster_times : integer
 tcy_max_pclk : pcislave_times : integer
 tcy_max_prstnn : pcimaster_times : integer
 tcy_max_prstnn : pcislave_times : integer
 tcy_max_rstnn : pcimonitor_times : integer
 tcy_min_clk : pcimonitor_times : integer
 tcy_min_pclk : pcimaster_times : integer
 tcy_min_pclk : pcislave_times : integer
 tcy_min_prstnn : pcimaster_times : integer
 tcy_min_prstnn : pcislave_times : integer
 tcy_min_rstnn : pcimonitor_times : integer
 tc_count : pcimaster : integer
 tc_scan_clk : rl_clk_cntl : input
Connects up to:clk_misc:clk_cntl:testclk 
 tdata_rdy : rl_tw_sm : wire
Connects down to:Mflipflop_r_1:mc_mstb_reg_1:out 
 tdata_rdy_in : rl_tw_sm : wire
Connects down to:Mflipflop_r_1:mc_mstb_reg_1:din 
 TDI : BSCN2 : input
Connects up to:MEM_IN_PD:mem_scn2:SI , MEM_IN_PU:mem_scn2:SI , MEM_IN:mem_scn2:SI 
 TDI : BSCN4 : input
Connects up to:ENABLE:afx_out_scn4:SI , MEM_OUT:mem_out_scn4:SI 
 tdi : rl_jtag_cntl : input
Connects down to:JBUFDA:buf1:A , ir:inreg:ti , bypass:byp:ti , idreg:idr:ti , ccr:clkc:ti , tdo_control:tdoc:tdi 
Connects up to:clk_misc:jtag_cntl:jtag_tdi 
 TDI : SCN4IMA : input
Connects down to:CSL_MUX21:M2:B 
 tdi : tdo_control : input
Connects up to:rl_jtag_cntl:tdoc:tdi 
 TDI0 : BSCN3 : input
Connects up to:PCI_BI:pci_bidi_scn3:SI , MEM_BI:mem_bidi_scn3:SI , PCI_BI_OD:pci_bidi_scn3:SI 
 TDI1 : BSCN3 : input
Connects up to:PCI_BI:pci_bidi_scn3:bscn3_tdo0 , MEM_BI:mem_bidi_scn3:bscn3_tdo0 , PCI_BI_OD:pci_bidi_scn3:bscn3_tdo0 
 TDO : BSCN2 : output
Connects down to:Mflipflop:capture_flop:out , UDP_LATCH:update_latch:D 
Connects up to:MEM_IN_PD:mem_scn2:SO , MEM_IN_PU:mem_scn2:SO , MEM_IN:mem_scn2:SO 
 TDO : BSCN4 : output wire
Connects down to:Mflipflop:capture_flop:out , UDP_LATCH:update_latch:D 
Connects up to:ENABLE:afx_out_scn4:SO , MEM_OUT:mem_out_scn4:SO 
 tdo : rl_jtag_cntl : output
Connects down to:tdo_control:tdoc:out4_tdo 
Connects up to:clk_misc:jtag_cntl:jtag_tdo 
 TDO : SCN4IMA : output
Connects down to:CSL_FD3_Q:M3:Q , CSL_LD5:M4:1 
 TDO0 : BSCN3 : output
Connects down to:Mflipflop:capture_flop0:out , UDP_LATCH:update_latch0:D 
Connects up to:PCI_BI:pci_bidi_scn3:bscn3_tdo0 , MEM_BI:mem_bidi_scn3:bscn3_tdo0 , PCI_BI_OD:pci_bidi_scn3:bscn3_tdo0 
 TDO1 : BSCN3 : output
Connects down to:Mflipflop:capture_flop1:out , UDP_LATCH:update_latch1:D 
Connects up to:PCI_BI:pci_bidi_scn3:SO , MEM_BI:mem_bidi_scn3:SO , PCI_BI_OD:pci_bidi_scn3:SO 
 tdo_bits : misc_tasks : reg
 te : bsr_control : input
Connects up to:rl_jtag_cntl:bsrc:shft 
 te : bypass : wire
Connects down to:Mflipflop_sh:dffld1:scanen 
 te : ccr : wire
Connects down to:Mflipflop_sh:dffld1:scanen , Mflipflop_sh:dffld2:scanen 
 TE : FD1SLQA : input
Connects down to:CSL_FD2SL:M1:2 
 TE : FD1SLQC : input
Connects down to:CSL_FD2SL:M1:2 
 TE : FD1SQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD1SQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD1SSOA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD1SSOC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD1SSQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD1SSQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD2ESSA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD2ESSC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD2SL2QA : input
Connects down to:CSL_FD2SL:M1:2 
 TE : FD2SL2QC : input
Connects down to:CSL_FD2SL:M1:2 
 TE : FD2SQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD2SQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD3SQA : input
Connects down to:CSL_MUX21:M3:SL 
 TE : FD3SQC : input
Connects down to:CSL_MUX21:M3:SL 
 TE : FD4SQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FD4SQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FDN1SQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FDN1SQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FDN2SQA : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FDN2SQC : input
Connects down to:CSL_MUX21:M2:SL 
 TE : FJK1SQA : input
Connects down to:CSL_FJK3S_Q:M1:4 
 TE : FJK1SQC : input
Connects down to:CSL_FJK3S_Q:M1:4 
 TE : FJK2SQA : input
Connects down to:CSL_FJK3S_Q:M1:4 
 TE : FJK2SQC : input
Connects down to:CSL_FJK3S_Q:M1:4 
 TE : FJK3SQA : input
Connects down to:CSL_FJK3S_Q:M1:4 
 TE : FJK3SQC : input
Connects down to:CSL_FJK3S_Q:M1:4 
 te : idreg : wire
Connects down to:Mflipflop_sh_32:ff1:scanen 
 te : ir : input
Connects up to:rl_jtag_cntl:inreg:shft 
 te : ME_FD1E : input
Connects up to:FREG_1Bit:f0:E , FREG_5bit:f0:E , FREG_S_5bit:f0:E , fpm_frac:inxReg:passX3 , fpm_frac:dblReg:fpm_start , FREG_1Byte:f0:E , FREG_1Byte:f1:E , FREG_1Byte:f2:E , FREG_1Byte:f3:E , FREG_1Byte:f4:E , FREG_1Byte:f5:E , FREG_1Byte:f6:E , FREG_1Byte:f7:E , sign:signX2Reg:load , FREG_2bit:f0:E , FREG_4Bit:f0:E , FREG_S_4Bit:f0:E , ImplementedCheck:ni:NewInsOrReset , ImplementedCheck:ggh1:UnImpMapEn , FREG_8bit:f0:E , fpm_exp:unfinReg:passX3 
 te : ME_FD1E_B : input
Connects up to:FREG_8bit_s:f0:E , FREG_8bit_s:f1:E , MicrocodeRom:romor540:UpdateOutputs , MicrocodeRom:romor551:UpdateOutputs , MicrocodeRom:romor542:UpdateOutputs , MicrocodeRom:romor553:UpdateOutputs , MicrocodeRom:romor554:UpdateOutputs , MicrocodeRom:romor555:UpdateOutputs , MicrocodeRom:romor556:UpdateOutputs , MicrocodeRom:romor557:UpdateOutputs 
 temps : afx_slave : reg
 temp_byte : pcimaster_fm : reg
 temp_cmd : pcimaster_fm : reg
 temp_cmd : pcislave_fm : reg
 temp_cmd_ptr : pcimaster_fm : integer
 temp_cmd_ptr : pcislave_fm : integer
 temp_ctrl_queue : pcimaster_fm : reg
 temp_data : pcimaster_fm : reg
 term : pcislave_fm : reg
 terminal_count_l : misc : wire
Connects down to:rl_clk_stop:clk_stop:terminal_count_l , rl_cyc_ctr:cyc_ctr:terminal_count_l 
 terminal_count_l : rl_clk_stop : input
Connects up to:misc:clk_stop:terminal_count_l 
 terminal_count_l : rl_cyc_ctr : output wire
Connects down to:Mflipflop_rh:ovfl_ff:in 
Connects up to:misc:cyc_ctr:terminal_count_l 
 termination : pcimonitor_fm : integer
 term_str : pcimonitor_fm : reg
 term_style : pcislave_fm : integer
 testclk : clk_misc : wire
Connects down to:rl_clk_cntl:clk_cntl:tc_scan_clk , rl_jtag_cntl:jtag_cntl:testclk 
 testclk : rl_jtag_cntl : output
Connects down to:scanclock_control:sckc:testclk 
Connects up to:clk_misc:jtag_cntl:testclk 
 testclk : scanclock_control : output wire
Connects up to:rl_jtag_cntl:sckc:testclk 
 testclken : clk_misc : wire
Connects down to:rl_clk_cntl:clk_cntl:testclken , rl_jtag_cntl:jtag_cntl:testclken 
 testclken : rl_clk_cntl : input
Connects down to:Mflipflop_rh:scmode1_ff:in 
Connects up to:clk_misc:clk_cntl:testclken 
 testclken : rl_jtag_cntl : output
Connects down to:scanclock_control:sckc:testclken 
Connects up to:clk_misc:jtag_cntl:testclken 
 testclken : scanclock_control : output
Connects up to:rl_jtag_cntl:sckc:testclken 
 testpar : RAM64 : reg
 te_ir : ir : wire
Connects down to:Mflipflop_sh_6:ld16:scanen 
 tg_cam_read_c1_op : cam : wire
Connects down to:MflipflopR_1:tg_cam_read_reg:din 
 tg_cam_read_c1_op : iocam : wire
Connects down to:MflipflopR_1:tg_cam_read_reg:din 
 tg_cam_read_op : cam : wire
Connects down to:MflipflopR_1:tg_cam_read_reg:out 
 tg_cam_read_op : iocam : wire
Connects down to:MflipflopR_1:tg_cam_read_reg:out 
 tg_stb_clk : cam : output wire (used in @posedge) (used in @negedge)
Connects down to:MflipflopR_1:scam_mode_reg:clock , MflipflopR_1:scam_mode_reg_2:clock , MflipflopR_1:tg_cam_read_reg:clock , MflipflopR_1:cam_read_c1_reg_1:clock , CAM_LINE:tag00:clk , CAM_LINE:tag01:clk , CAM_LINE:tag02:clk , CAM_LINE:tag03:clk , CAM_LINE:tag04:clk , CAM_LINE:tag05:clk , CAM_LINE:tag06:clk , CAM_LINE:tag07:clk , CAM_LINE:tag08:clk , CAM_LINE:tag09:clk , CAM_LINE:tag10:clk , CAM_LINE:tag11:clk , CAM_LINE:tag12:clk , CAM_LINE:tag13:clk , CAM_LINE:tag14:clk , CAM_LINE:tag15:clk , CAM_LINE:tag16:clk , CAM_LINE:tag17:clk , CAM_LINE:tag18:clk , CAM_LINE:tag19:clk , CAM_LINE:tag20:clk , CAM_LINE:tag21:clk , CAM_LINE:tag22:clk , CAM_LINE:tag23:clk , CAM_LINE:tag24:clk , CAM_LINE:tag25:clk , CAM_LINE:tag26:clk , CAM_LINE:tag27:clk , CAM_LINE:tag28:clk , CAM_LINE:tag29:clk , CAM_LINE:tag30:clk , CAM_LINE:tag31:clk 
Connects up to:S_TLB:TLB_cam:tg_stb_clk 
 tg_stb_clk : iocam : output wire (used in @posedge) (used in @negedge)
Connects down to:MflipflopR_1:scam_mode_reg:clock , MflipflopR_1:scam_mode_reg_2:clock , MflipflopR_1:tg_cam_read_reg:clock , MflipflopR_1:cam_read_c1_reg_1:clock , IOCAM_LINE:tag00:clk , IOCAM_LINE:tag01:clk , IOCAM_LINE:tag02:clk , IOCAM_LINE:tag03:clk , IOCAM_LINE:tag04:clk , IOCAM_LINE:tag05:clk , IOCAM_LINE:tag06:clk , IOCAM_LINE:tag07:clk , IOCAM_LINE:tag08:clk , IOCAM_LINE:tag09:clk , IOCAM_LINE:tag10:clk , IOCAM_LINE:tag11:clk , IOCAM_LINE:tag12:clk , IOCAM_LINE:tag13:clk , IOCAM_LINE:tag14:clk , IOCAM_LINE:tag15:clk 
Connects up to:IOTLB:IOTLB_cam:tg_stb_clk 
 tg_stb_clk : IOTLB : wire (used in @posedge) (used in @negedge)
Connects down to:iocam:IOTLB_cam:tg_stb_clk , iosram:IOTLB_ram:clk 
 tg_stb_clk : S_TLB : wire (used in @posedge) (used in @negedge)
Connects down to:cam:TLB_cam:tg_stb_clk , sram:TLB_ram:clk 
 tg_strobe : cam : input
Connects up to:S_TLB:TLB_cam:tg_strobe 
 tg_strobe : clk_misc : output
Connects down to:rl_jtag_cntl:jtag_cntl:tg_strobe 
Connects up to:ssparc_chip:clk_misc:tg_strobe 
 tg_strobe : iocam : input
Connects up to:IOTLB:IOTLB_cam:tg_strobe 
 tg_strobe : IOTLB : wire
Connects down to:iocam:IOTLB_cam:tg_strobe 
 tg_strobe : mc_d_tag_cache : input
Connects down to:mc_dcache:dcache_data:dc_tg_strobe , mc_dtag:dcache_tag:t_tg_strobe 
Connects up to:mr_caches:d_tag_cache:tg_strobe 
 tg_strobe : mc_i_tag_cache : input
Connects down to:mc_itag:icache_tag:t_tg_strobe , mc_icache:icache_data:ic_tg_strobe 
Connects up to:mr_caches:i_tag_cache:tg_strobe 
 tg_strobe : mr_caches : input
Connects down to:mc_i_tag_cache:i_tag_cache:tg_strobe , mc_d_tag_cache:d_tag_cache:tg_strobe 
Connects up to:ssparc_core:caches:tg_strobe 
 tg_strobe : rl_jtag_cntl : output
Connects down to:isr_control:isrc:tstrobe 
Connects up to:clk_misc:jtag_cntl:tg_strobe 
 tg_strobe : ssparc_chip : wire
Connects down to:clk_misc:clk_misc:tg_strobe , ssparc_core:ssparc_core:tg_strobe 
 tg_strobe : ssparc_core : input
Connects down to:mr_caches:caches:tg_strobe , mmu:ssparc_mmu:mm_tg_strobe 
Connects up to:ssparc_chip:ssparc_core:tg_strobe 
 tg_strobe : S_TLB : wire
Connects down to:cam:TLB_cam:tg_strobe 
 TG_STROBE : S_TLB : input
 therm_d : iopads : input
Connects down to:rightpads:rightpads:i_td_227 
Connects up to:ssparc_chip:ssparc_iopads:therm_d 
 therm_d : ssparc_chip : input
Connects down to:iopads:ssparc_iopads:therm_d 
 this_s : Mdecode : output
Connects down to:Minterface:interface:this_s 
Connects up to:Miuchip:decode:this_s 
 this_s : Minterface : output wire
Connects up to:Mdecode:interface:this_s 
 this_s : Miuchip : wire
Connects down to:Mdecode:decode:this_s 
 three_qne : qcore_ctl : wire
 thrx_pclk_pad : pcimaster_times : integer
 thrx_pclk_pbenn : pcimaster_times : integer
 thrx_pclk_pcxbenn : pcimaster_times : integer
 thrx_pclk_pd : pcimaster_times : integer
 thrx_pclk_pdevselnn : pcimaster_times : integer
 thrx_pclk_pframenn : pcimaster_times : integer
 thrx_pclk_pirdynn : pcimaster_times : integer
 thrx_pclk_plocknn : pcimaster_times : integer
 thrx_pclk_ppar : pcimaster_times : integer
 thrx_pclk_ppar64 : pcimaster_times : integer
 thrx_pclk_pperrnn : pcimaster_times : integer
 thrx_pclk_preq64nn : pcimaster_times : integer
 thrx_pclk_preqnn : pcimaster_times : integer
 thrx_pclk_ptrdynn : pcimaster_times : integer
 ti : bypass : input
Connects down to:Mflipflop_sh:dffld1:sin 
Connects up to:rl_jtag_cntl:byp:tdi 
 ti : ccr : input
Connects down to:Mflipflop_sh:dffld1:sin 
Connects up to:rl_jtag_cntl:clkc:tdi 
 TI : FD1SLQA : input
Connects down to:CSL_FD2SL:M1:1 
 TI : FD1SLQC : input
Connects down to:CSL_FD2SL:M1:1 
 TI : FD1SQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD1SQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD1SSOA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD1SSOC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD1SSQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD1SSQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD2ESSA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD2ESSC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD2SL2QA : input
Connects down to:CSL_FD2SL:M1:1 
 TI : FD2SL2QC : input
Connects down to:CSL_FD2SL:M1:1 
 TI : FD2SQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD2SQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD3SQA : input
Connects down to:CSL_MUX21:M3:B 
 TI : FD3SQC : input
Connects down to:CSL_MUX21:M3:B 
 TI : FD4SQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FD4SQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FDN1SQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FDN1SQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FDN2SQA : input
Connects down to:CSL_MUX21:M2:B 
 TI : FDN2SQC : input
Connects down to:CSL_MUX21:M2:B 
 TI : FJK1SQA : input
Connects down to:CSL_FJK3S_Q:M1:3 
 TI : FJK1SQC : input
Connects down to:CSL_FJK3S_Q:M1:3 
 TI : FJK2SQA : input
Connects down to:CSL_FJK3S_Q:M1:3 
 TI : FJK2SQC : input
Connects down to:CSL_FJK3S_Q:M1:3 
 TI : FJK3SQA : input
Connects down to:CSL_FJK3S_Q:M1:3 
 TI : FJK3SQC : input
Connects down to:CSL_FJK3S_Q:M1:3 
 ti : idreg : input
Connects down to:Mflipflop_sh_32:ff1:sin 
Connects up to:rl_jtag_cntl:idr:tdi 
 ti : ir : input
Connects down to:Mflipflop_sh_6:ld16:sin 
Connects up to:rl_jtag_cntl:inreg:tdi 
 ticc : Mtrapcode : input
Connects up to:Mtrap_control:trapcode_mod:ticc 
 ticc : Mtrap_control : wire
Connects down to:Mtrapcode:trapcode_mod:ticc 
 ticks_per_ns : simm : real
 timeout_dec : timeout_count : wire
Connects down to:Mflipflop_noop_11:ffh_col_inc_timeout:out 
 timeout_flag : pcimonitor_fm : reg
 timeout_limit : pcimaster_fm : integer
 timer : afx_mon : reg
 timer_en : afx_mon : reg
 time_check : pcimaster_flags : reg
 time_check : pcimonitor_flags : reg
 time_check : pcislave_flags : reg
 time_out : pcimaster_fm : reg
 timing_node_iu_held1 : rl_dc_cntl : wire
Connects down to:JAND2B:bad_mem_op_w_gate:A2 
 timing_node_iu_held2 : rl_dc_cntl : wire
Connects down to:JAND2B:bad_mem_op_dt_hit_w_gate:A2 
 tlb_acc : rl_mmu_regs : wire
Connects down to:MflipflopR_3:ipar_acc_ff_3:din , MflipflopR_3:dpar_acc_ff_3:din 
 tlb_acc_cmp : dp_mmu : input
Connects up to:mmu:MMU_dp:tlb_acc_cmp 
 tlb_acc_cmp : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_acc_cmp , dp_mmu:MMU_dp:tlb_acc_cmp 
 tlb_acc_cmp : m_mmu_cntl : output
Connects down to:rl_par_cntl:par_cntl:tlb_acc_cmp 
Connects up to:mmu:MMU_cntl:tlb_acc_cmp 
 tlb_acc_cmp : rl_par_cntl : output
Connects up to:m_mmu_cntl:par_cntl:tlb_acc_cmp 
 tlb_acc_in : rl_mmu_regs : wire
Connects down to:Mflipflop_r_3:tlb_acc_ff_3:din 
 tlb_acc_raw : m_mmu_cntl : input
Connects down to:rl_mmu_regs:mmu_regs:tlb_acc_raw 
Connects up to:mmu:MMU_cntl:tb_out 
 tlb_acc_raw : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tlb_acc_raw 
 tlb_acc_x : rl_mmu_regs : wire
Connects down to:Mflipflop_r_3:tlb_acc_ff_3:out 
 tlb_addr : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_addr , S_TLB:MMU_tlb:ADDR4 , S_TLB:MMU_tlb:ADDR3 , S_TLB:MMU_tlb:ADDR2 , S_TLB:MMU_tlb:ADDR1 , S_TLB:MMU_tlb:ADDR0 
 tlb_addr : m_mmu_cntl : output
Connects down to:rl_mmu_regs:mmu_regs:tlb_addr 
Connects up to:mmu:MMU_cntl:tlb_addr 
 tlb_addr : rl_mmu_regs : output wire
Connects up to:m_mmu_cntl:mmu_regs:tlb_addr 
 tlb_addr_in : rl_mmu_regs : wire
Connects down to:Mflipflop_r_6:tlb_addr_ff_6:din 
 tlb_asel : afxmaster : wire
 tlb_asel : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_asel , S_TLB:MMU_tlb:ASEL 
 tlb_asel : m_mmu_cntl : output
Connects down to:rl_va_mux:va_muxl:tlb_asel 
Connects up to:mmu:MMU_cntl:tlb_asel 
 tlb_asel : rl_va_mux : output
Connects up to:m_mmu_cntl:va_muxl:tlb_asel 
 tlb_asi_act : m_mmu_cntl : wire
Connects down to:rl_marb_sm:marb_sm:tlb_asi_act , rl_va_mux:va_muxl:tlb_asi_act 
 tlb_asi_act : rl_marb_sm : output
Connects up to:m_mmu_cntl:marb_sm:tlb_asi_act 
 tlb_asi_act : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:tlb_asi_act 
 tlb_asi_rd : rl_marb_sm : wire
 tlb_asi_wr : rl_marb_sm : wire
 tlb_cam_lvl : dp_mmu : input
Connects up to:mmu:MMU_dp:tlb_cam_lvl 
 tlb_cam_lvl : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_cam_lvl , dp_mmu:MMU_dp:tlb_cam_lvl 
 tlb_cam_lvl : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tlb_cam_lvl 
Connects up to:mmu:MMU_cntl:tlb_cam_lvl 
 tlb_cam_lvl : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tlb_cam_lvl 
 tlb_cam_mbit : dp_mmu : wire
 tlb_cam_reg : dp_mmu : wire
Connects down to:MflipflopR_42:tlb_cam_reg_42:out 
 tlb_cam_reg_l : dp_mmu : wire
 tlb_cam_reload : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tlb_cam_reload , rl_va_mux:va_muxl:tlb_tag_reload 
 tlb_cam_reload : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tlb_cam_reload 
 tlb_cmp_cyc : rl_mmu_regs : wire
Connects down to:Mflipflop_r_1:tlb_compare_ff_1:din 
 tlb_cntxt_out : dp_mmu : wire
 tlb_co_in : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_co_in , S_TLB:MMU_tlb:CO_IN 
 tlb_co_in : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:co_in 
Connects up to:mmu:MMU_cntl:tlb_co_in 
 tlb_c_bit : m_mmu_cntl : input
Connects down to:rl_mmu_lgc:mmu_lgc:tlb_c_bit 
Connects up to:mmu:MMU_cntl:tb_out 
 tlb_c_bit : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tlb_c_bit 
 tlb_c_rd : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_c_rd , S_TLB:MMU_tlb:CR 
 tlb_c_rd : m_mmu_cntl : output
Connects down to:rl_marb_sm:marb_sm:tlb_c_rd 
Connects up to:mmu:MMU_cntl:tlb_c_rd 
 tlb_c_rd : rl_marb_sm : output
Connects down to:JBUFD:slow_buf6:O 
Connects up to:m_mmu_cntl:marb_sm:tlb_c_rd 
 tlb_c_rd_unbuf : rl_marb_sm : wire
Connects down to:JBUFC:slow_buf7:A 
 tlb_data : iosram : reg
 tlb_data : sram : reg
 tlb_data_asi_out : dp_mmu : wire
 tlb_data_in : dp_mmu : output
Connects up to:mmu:MMU_dp:tlb_data_in 
 tlb_data_in : mmu : wire
Connects down to:dp_mmu:MMU_dp:tlb_data_in , S_TLB:MMU_tlb:RD_IN27 , S_TLB:MMU_tlb:RD_IN26 , S_TLB:MMU_tlb:RD_IN25 , S_TLB:MMU_tlb:RD_IN24 , S_TLB:MMU_tlb:RD_IN23 , S_TLB:MMU_tlb:RD_IN22 , S_TLB:MMU_tlb:RD_IN21 , S_TLB:MMU_tlb:RD_IN20 , S_TLB:MMU_tlb:RD_IN19 , S_TLB:MMU_tlb:RD_IN18 , S_TLB:MMU_tlb:RD_IN17 , S_TLB:MMU_tlb:RD_IN16 , S_TLB:MMU_tlb:RD_IN15 , S_TLB:MMU_tlb:RD_IN14 , S_TLB:MMU_tlb:RD_IN13 , S_TLB:MMU_tlb:RD_IN12 , S_TLB:MMU_tlb:RD_IN11 , S_TLB:MMU_tlb:RD_IN10 , S_TLB:MMU_tlb:RD_IN9 , S_TLB:MMU_tlb:RD_IN8 , S_TLB:MMU_tlb:RD_IN7 , S_TLB:MMU_tlb:RD_IN6 , S_TLB:MMU_tlb:RD_IN5 , S_TLB:MMU_tlb:RD_IN4 , S_TLB:MMU_tlb:RD_IN3 , S_TLB:MMU_tlb:RD_IN2 , S_TLB:MMU_tlb:RD_IN1 , S_TLB:MMU_tlb:RD_IN0 
 tlb_data_in_mem : dp_mmu : wire
 tlb_data_reg : dp_mmu : wire
Connects down to:MflipflopR_28:tlb_data_28:out 
 tlb_data_we : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:ldtlb_data_tw 
 tlb_err : m_mmu_cntl : wire
Connects down to:rl_par_cntl:par_cntl:tlb_err , rl_mmu_regs:mmu_regs:tlb_err 
 tlb_err : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tlb_err 
 tlb_err : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tlb_err 
 tlb_flush : afxmaster : wire
 tlb_flush : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_flush , dp_mmu:MMU_dp:tlb_s_bit , S_TLB:MMU_tlb:FLUSH 
 tlb_flush : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tlb_flush , rl_mmu_regs:mmu_regs:tlb_flush , rl_va_mux:va_muxl:tlb_flush 
Connects up to:mmu:MMU_cntl:tlb_flush 
 tlb_flush : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tlb_flush 
 tlb_flush : rl_tw_sm : output
Connects down to:JBUFD:slow_buf8:O 
Connects up to:m_mmu_cntl:tw_sm:tlb_flush 
 tlb_flush : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:tlb_flush 
 tlb_flush_unbuf : rl_tw_sm : wire
Connects down to:JBUFC:slow_buf9:A 
 tlb_hit : m_mmu_cntl : wire
Connects down to:rl_par_cntl:par_cntl:tlb_hit , rl_mmu_regs:mmu_regs:tlb_hit 
 tlb_hit : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tlb_hit 
 tlb_hit : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tlb_hit 
 tlb_io_bit : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_io_bit , dp_mmu:MMU_dp:io_tlb_nxt 
 tlb_io_bit : m_mmu_cntl : output
Connects down to:rl_va_mux:va_muxl:tlb_io_bit 
Connects up to:mmu:MMU_cntl:tlb_io_bit 
 tlb_io_bit : rl_va_mux : output
Connects up to:m_mmu_cntl:va_muxl:tlb_io_bit 
 tlb_io_bit_out : dp_mmu : wire
 tlb_lvl : m_mmu_cntl : input
Connects down to:rl_mmu_regs:mmu_regs:tlb_lvl 
Connects up to:mmu:MMU_cntl:tb_out 
 tlb_lvl : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tlb_lvl 
 tlb_lvl_dcd : rl_mmu_regs : wire
Connects down to:MflipflopR_2:par_lvl_ff_2:din , MflipflopR_2:ipar_lvl_ff_2:din , MflipflopR_2:r_tlb_lvl_ff_2:din 
 tlb_lvl_out : dp_mmu : wire
 tlb_lvl_sram_out : dp_mmu : wire
 tlb_mbit_cmp : dp_mmu : input
Connects up to:mmu:MMU_dp:tlb_mbit_cmp 
 tlb_mbit_cmp : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_mbit_cmp , dp_mmu:MMU_dp:tlb_mbit_cmp 
 tlb_mbit_cmp : m_mmu_cntl : output
Connects down to:rl_par_cntl:par_cntl:tlb_mbit_cmp 
Connects up to:mmu:MMU_cntl:tlb_mbit_cmp 
 tlb_mbit_cmp : rl_par_cntl : output
Connects up to:m_mmu_cntl:par_cntl:tlb_mbit_cmp 
 tlb_mbit_in : dp_mmu : wire
 tlb_miss : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tlb_miss , rl_par_cntl:par_cntl:tlb_miss , rl_mmu_regs:mmu_regs:tlb_miss 
 tlb_miss : rl_mmu_lgc : input
Connects down to:Mflipflop_r_1:tlb_miss_ff_1:din 
Connects up to:m_mmu_cntl:mmu_lgc:tlb_miss 
 tlb_miss : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tlb_miss 
 tlb_miss : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tlb_miss 
 tlb_miss : rl_tw_sm : input
Connects up to:m_mmu_cntl:tw_sm:tlb_miss_tw 
 tlb_miss_raw : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_miss_raw , S_TLB:MMU_tlb:MISS 
 tlb_miss_raw : m_mmu_cntl : input
Connects down to:rl_mmu_regs:mmu_regs:tlb_miss_raw 
Connects up to:mmu:MMU_cntl:tlb_miss_raw 
 tlb_miss_raw : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tlb_miss_raw 
 tlb_miss_tw : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tlb_miss_tw , rl_tw_sm:tw_sm:tlb_miss 
 tlb_miss_tw : rl_mmu_lgc : output
Connects down to:Mflipflop_r_1:tlb_miss_tw_ff_1:din 
Connects up to:m_mmu_cntl:mmu_lgc:tlb_miss_tw 
 tlb_m_miss : m_mmu_cntl : wire
Connects down to:rl_par_cntl:par_cntl:tlb_m_miss , rl_mmu_regs:mmu_regs:tlb_m_miss 
 tlb_m_miss : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tlb_m_miss 
 tlb_m_miss : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tlb_m_miss 
 tlb_pamux_out : dp_mmu : wire
 tlb_pro_bits : dp_mmu : wire
 tlb_ptp_out : dp_mmu : wire
 tlb_ram_lvl : dp_mmu : input
Connects up to:mmu:MMU_dp:tlb_ram_lvl 
 tlb_ram_lvl : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_ram_lvl , dp_mmu:MMU_dp:tlb_ram_lvl 
 tlb_ram_lvl : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tlb_ram_lvl 
Connects up to:mmu:MMU_cntl:tlb_ram_lvl 
 tlb_ram_lvl : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tlb_ram_lvl 
 tlb_rbit_out : dp_mmu : wire
 tlb_rcr : rl_mmu_regs : wire
 tlb_rd_data : dp_mmu : wire
 tlb_rd_data_byp : dp_mmu : wire
 tlb_rd_out : dp_mmu : wire
 tlb_rd_tag : dp_mmu : input
Connects down to:MflipflopR_42:tlb_cam_reg_42:din 
Connects up to:mmu:MMU_dp:tlb_tag_out 
 tlb_read_sel : rl_mmu_regs : wire
 tlb_sbit_in : dp_mmu : wire
 tlb_sbit_out : dp_mmu : wire
 tlb_s_bit : dp_mmu : input
Connects up to:mmu:MMU_dp:tlb_flush 
 tlb_tag : cam : wire
 tlb_tag : iocam : wire
 tlb_tag_in : mmu : wire
Connects down to:dp_mmu:MMU_dp:va_tag_out , S_TLB:MMU_tlb:CD_IN41 , S_TLB:MMU_tlb:CD_IN40 , S_TLB:MMU_tlb:CD_IN39 , S_TLB:MMU_tlb:CD_IN38 , S_TLB:MMU_tlb:CD_IN37 , S_TLB:MMU_tlb:CD_IN36 , S_TLB:MMU_tlb:CD_IN35 , S_TLB:MMU_tlb:CD_IN34 , S_TLB:MMU_tlb:CD_IN33 , S_TLB:MMU_tlb:CD_IN32 , S_TLB:MMU_tlb:CD_IN31 , S_TLB:MMU_tlb:CD_IN30 , S_TLB:MMU_tlb:CD_IN29 , S_TLB:MMU_tlb:CD_IN28 , S_TLB:MMU_tlb:CD_IN27 , S_TLB:MMU_tlb:CD_IN26 , S_TLB:MMU_tlb:CD_IN25 , S_TLB:MMU_tlb:CD_IN24 , S_TLB:MMU_tlb:CD_IN23 , S_TLB:MMU_tlb:CD_IN22 , S_TLB:MMU_tlb:CD_IN21 , S_TLB:MMU_tlb:CD_IN20 , S_TLB:MMU_tlb:CD_IN19 , S_TLB:MMU_tlb:CD_IN18 , S_TLB:MMU_tlb:CD_IN17 , S_TLB:MMU_tlb:CD_IN16 , S_TLB:MMU_tlb:CD_IN15 , S_TLB:MMU_tlb:CD_IN14 , S_TLB:MMU_tlb:CD_IN13 , S_TLB:MMU_tlb:CD_IN12 , S_TLB:MMU_tlb:CD_IN11 , S_TLB:MMU_tlb:CD_IN10 , S_TLB:MMU_tlb:CD_IN9 , S_TLB:MMU_tlb:CD_IN8 , S_TLB:MMU_tlb:CD_IN7 , S_TLB:MMU_tlb:CD_IN6 , S_TLB:MMU_tlb:CD_IN5 , S_TLB:MMU_tlb:CD_IN4 , S_TLB:MMU_tlb:CD_IN3 , S_TLB:MMU_tlb:CD_IN2 , S_TLB:MMU_tlb:CD_IN1 , S_TLB:MMU_tlb:CD_IN0 
 tlb_tag_out : mmu : wire
Connects down to:dp_mmu:MMU_dp:tlb_rd_tag 
 tlb_tag_reload : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:tlb_cam_reload 
 tlb_tag_sel : dp_mmu : wire
 tlb_tag_we : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:ldtlb_tag_tw 
 tlb_t_tag : cam : reg
 tlb_t_tag : iocam : reg
 tlb_update : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tlb_update , rl_va_mux:va_muxl:tlb_update 
 tlb_update : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tlb_update 
 tlb_update : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:tlb_update 
 tlb_vbit_out : dp_mmu : wire
 tlb_walk_perr : rl_mmu_regs : wire
Connects down to:MflipflopR_1:tlb_walk_perr_ff_1:din 
 tlb_we : afxmaster : wire
 tlb_we : cam : input
Connects down to:Mflipflop_s:tlb_we_ff:in 
Connects up to:S_TLB:TLB_cam:tlb_we 
 tlb_we : iocam : input
Connects down to:Mflipflop_s:tlb_we_ff:in 
Connects up to:IOTLB:IOTLB_cam:tlb_we 
 TLB_WE : IOTLB : input
Connects up to:afxmaster:io_tlb:iotlb_we 
 tlb_we : IOTLB : wire
Connects down to:iocam:IOTLB_cam:tlb_we 
 TLB_WE : S_TLB : input
Connects up to:mmu:MMU_tlb:tlb_wrt_tag 
 tlb_we : S_TLB : wire
Connects down to:cam:TLB_cam:tlb_we 
 tlb_we_reg : cam : wire
Connects down to:Mflipflop_s:rst_ff:sin , Mflipflop_s:tlb_we_ff:out 
 tlb_we_reg : iocam : wire
Connects down to:Mflipflop_s:rst_ff:sin , Mflipflop_s:tlb_we_ff:out 
 tlb_write_op : cam : wire (used in @posedge)
 tlb_write_op : iocam : wire (used in @posedge)
 tlb_wrt_tag : dp_mmu : input
Connects up to:mmu:MMU_dp:tw_sin 
 tlb_wrt_tag : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tlb_wrt_tag , S_TLB:MMU_tlb:TLB_WE 
 tlb_wrt_tag : m_mmu_cntl : output
Connects down to:rl_va_mux:va_muxl:tlb_wrt_tag 
Connects up to:mmu:MMU_cntl:tlb_wrt_tag 
 tlb_wrt_tag : rl_va_mux : output
Connects up to:m_mmu_cntl:va_muxl:tlb_wrt_tag 
 tld_ad : pcimonitor_times : integer
 tld_cxbenn : pcimonitor_times : integer
 tld_gntnn : pcimonitor_times : integer
 tld_pack64nn : pcislave_times : integer
 tld_pad : pcimaster_times : integer
 tld_pad : pcislave_times : integer
 tld_par : pcimonitor_times : integer
 tld_pbenn : pcimaster_times : integer
 tld_pclkrunnn : pcimaster_times : integer
 tld_pcxbenn : pcimaster_times : integer
 tld_pd : pcimaster_times : integer
 tld_pd : pcislave_times : integer
 tld_pdevselnn : pcimaster_times : integer
 tld_pdevselnn : pcislave_times : integer
 tld_pframenn : pcimaster_times : integer
 tld_pirdynn : pcimaster_times : integer
 tld_plocknn : pcimaster_times : integer
 tld_ppar : pcimaster_times : integer
 tld_ppar : pcislave_times : integer
 tld_ppar64 : pcimaster_times : integer
 tld_ppar64 : pcislave_times : integer
 tld_pperrnn : pcimaster_times : integer
 tld_pperrnn : pcislave_times : integer
 tld_preq64nn : pcimaster_times : integer
 tld_preqnn : pcimaster_times : integer
 tld_pserrnn : pcislave_times : integer
 tld_pstopnn : pcislave_times : integer
 tld_ptrdynn : pcimaster_times : integer
 tld_ptrdynn : pcislave_times : integer
 tmg1m1n_out : JOA13NN : wire
 tmg1m1n_out : JOS13NN : wire
 tmg1m1n_out_ : JIS13NN : wire
 tmg1m1n_out_ : JOA13NN : wire
 tmg1m1n_out_ : JOS13NN : wire
 tmg1m1_out : JBS11SN : wire
Connects down to:UDP_MUX21:g5:O_ 
 tmg1m1_out : JBS13SN : wire
Connects down to:UDP_MUX21:g5:O_ 
 tmg1m1_out : JIS11SN : wire
Connects down to:UDP_MUX21:g2:O_ 
 tmg1m1_out : JIS11SP : wire
Connects down to:UDP_MUX21:g2:O_ 
 tmg1m1_out : JIS13SN : wire
Connects down to:UDP_MUX21:g2:O_ 
 tmg1m1_out : JIS13SP : wire
Connects down to:UDP_MUX21:g2:O_ 
 tmg1m1_out : JTA23NN : wire
 tmg1m1_out : JTD03SN : wire
Connects down to:UDP_MUX21:g3:O_ 
 tmg1m1_out : JTS13SN : wire
Connects down to:UDP_MUX21:g3:O_ 
 tmg1m1_out_ : JBS11SN : wire
 tmg1m1_out_ : JBS13SN : wire
 tmg1m1_out_ : JIS11NP : wire
 tmg1m1_out_ : JTA23NN : wire
 tmg1m1_out_ : JTD03SN : wire
 tmg1m1_out_ : JTS13SN : wire
 tmg1m_d_out : JBD11SN : wire
Connects down to:UDP_MUX21:g5:O_ 
 tmg1m_d_out : JBD12SN : wire
Connects down to:UDP_MUX21:g5:O_ 
 tmg1m_d_out : JTA13SN : wire
Connects down to:UDP_MUX21:g3:O_ 
 tmg1m_d_out : JTA23SN : wire
Connects down to:UDP_MUX21:g3:O_ 
 tmg1m_d_out_ : JBD11SN : wire
 tmg1m_d_out_ : JBD12SN : wire
 tmg1m_d_out_ : JTA13SN : wire
 tmg1m_d_out_ : JTA23SN : wire
 tmg1_out_ : JIS11SN : wire
 tmg1_out_ : JIS11SP : wire
 tmg1_out_ : JIS13SN : wire
 tmg1_out_ : JIS13SP : wire
 tmg2m1_b : JBD11SN : wire
Connects down to:UDP_MUX21:g13:B 
 tmg2m1_b : JBS11SN : wire
Connects down to:UDP_MUX21:g13:B 
 tmg2m1_b : JIS11SN : wire
Connects down to:UDP_MUX21:g10:B 
 tmg2m1_b : JIS11SP : wire
Connects down to:UDP_MUX21:g10:B 
 tmg2m1_x : JIS11NP : wire
 tmg2m2_b : JBD12SN : wire
Connects down to:UDP_MUX21:g13:B 
 tmg2m3n_x : JIS13NN : wire
 tmg2m3_b : JBS13SN : wire
Connects down to:UDP_MUX21:g13:B 
 tmg2m3_b : JIS13SN : wire
Connects down to:UDP_MUX21:g10:B 
 tmg2m3_b : JIS13SP : wire
Connects down to:UDP_MUX21:g10:B 
 tmg2m3_b : JTA13SN : wire
 tmg2m3_b : JTA23SN : wire
 tmg2m3_b : JTD03SN : wire
 tmg2m3_b : JTS13SN : wire
 tmp : pcimaster_flags : integer
 tmp : pcimonitor_flags : integer
 tmp : pcislave_flags : integer
 tmp_addr : afx_slave : reg
 tmp_cb : pcimaster_fm : reg
 tmp_cb : pcislave_fm : reg
 tmp_data : afx_slave : reg
 tmp_last_cycle : pcimonitor_fm : reg
 tmp_saddr : pcimaster_fm : reg
 tmp_str : pcimaster_fm : reg
 tmp_str : pcislave_fm : reg
 tmr_clk : clk_misc : output
Connects up to:ssparc_chip:clk_misc:tmr_clk 
 tmr_clk : interrupts : input (used in @posedge)
Connects down to:timers:timers:tmr_clk 
Connects up to:pcic:interrupts:tmr_clk 
 tmr_clk : pcic : input (used in @posedge)
Connects down to:interrupts:interrupts:tmr_clk 
Connects up to:ssparc_core:ssparc_pcic:tmr_clk 
 tmr_clk : rl_clk_cntl : output wire
Connects up to:clk_misc:clk_cntl:raw_tmr_clk 
 tmr_clk : ssparc_chip : wire (used in @posedge)
Connects down to:clk_misc:clk_misc:tmr_clk , ssparc_core:ssparc_core:tmr_clk 
 tmr_clk : ssparc_core : input (used in @posedge)
Connects down to:pcic:ssparc_pcic:tmr_clk 
Connects up to:ssparc_chip:ssparc_core:tmr_clk 
 tmr_clk : timers : input (used in @posedge)
Connects up to:interrupts:timers:tmr_clk 
 tmr_clk_ff1 : rl_clk_cntl : wire
Connects down to:Mflipflop_r:tmr_ff1:out 
 tmr_clk_ff2 : rl_clk_cntl : wire
Connects down to:Mflipflop_r:tmr_ff2:out 
 tmr_clk_in1 : rl_clk_cntl : wire
Connects down to:Mflipflop_r:tmr_ff1:in 
 tmr_clk_in2 : rl_clk_cntl : wire
Connects down to:Mflipflop_r:tmr_ff2:in 
 tmr_conf_reg : interrupts : wire
Connects down to:timers:timers:tmr_conf_reg 
 tmr_conf_reg : timers : output wire
Connects up to:interrupts:timers:tmr_conf_reg 
 tmr_ints : interrupts : wire
 tmr_int_lvls : timers : reg
 tmr_int_lvlsin : timers : wire
 tmr_int_syncp : interrupts : wire
Connects down to:sync:sync_pci12:out 
 tmr_prc_wenbl : timers : reg
 tmr_prc_wenblin : timers : wire
 tmr_run_enbl : timers : reg
 tmr_run_enblin : timers : wire
 tmr_run_enbl_t : timers : reg
 tmr_sys_wenbl : timers : reg
 tmr_sys_wenblin : timers : wire
 tmr_user_mode : timers : reg
 tmr_user_modein : timers : wire
 tmr_user_mode_t : timers : reg
 tmr_wrt_hld_reg : timers : reg
 tmr_wrt_hld_regin : timers : wire
 tms : isr_control : input
Connects up to:rl_jtag_cntl:isrc:tms 
 tms : rl_jtag_cntl : input
Connects down to:tap_fsm:tapsm:tms , isr_control:isrc:tms 
Connects up to:clk_misc:jtag_cntl:jtag_ms 
 tms : tap_fsm : input
Connects up to:rl_jtag_cntl:tapsm:tms 
 tm_event : pcimaster_fm_cntrl : integer
 tm_event : pcimonitor_fm_cntrl : integer
 tm_event : pcislave_fm_cntrl : integer
 TN : BD4FDR : input
 TN : BD4PDFDR : input
 TN : BD4PUFDR : input
 TN : BD6FDR : input
Connects up to:MEM_BI:pci_bidi_slot:TN , MEM_OUT_NS:afx_out_slot:TN , MEM_OUT:mem_out_slot:TN , MEM_BI_NS:afx_bidi_slot:TN 
 TN : BD6PDFDR : input
 TN : BD6PUFDR : input
 TN : BDPCI : input
 tn : iopads : input
Connects down to:rightpads:rightpads:i_tn_221 
Connects up to:ssparc_chip:ssparc_iopads:tn 
 TN : MEM_BI : input
Connects down to:BD6FDR:pci_bidi_slot:TN 
Connects up to:botpads:b_133_pad:w_input_tn , botpads:b_134_pad:w_input_tn , botpads:b_136_pad:w_input_tn , botpads:b_136a_pad:w_input_tn 
 TN : MEM_BI_NS : input
Connects down to:BD6FDR:afx_bidi_slot:TN 
 TN : MEM_OUT : input
Connects down to:BD6FDR:mem_out_slot:TN 
Connects up to:rightpads:o_168_pad:w_input_tn , rightpads:o_171_pad:w_input_tn , rightpads:o_172_pad:w_input_tn , rightpads:o_173_pad:w_input_tn , rightpads:o_174_pad:w_input_tn , rightpads:o_177_pad:w_input_tn , rightpads:o_178_pad:w_input_tn , rightpads:o_179_pad:w_input_tn , rightpads:o_180_pad:w_input_tn , rightpads:o_183_pad:w_input_tn , rightpads:o_184_pad:w_input_tn , rightpads:o_185_pad:w_input_tn , rightpads:o_186_pad:w_input_tn , rightpads:o_189_pad:w_input_tn , rightpads:o_190_pad:w_input_tn , rightpads:o_191_pad:w_input_tn , rightpads:o_192_pad:w_input_tn , rightpads:o_195_pad:w_input_tn , rightpads:o_196_pad:w_input_tn , rightpads:o_197_pad:w_input_tn , rightpads:o_198_pad:w_input_tn , rightpads:o_201_pad:w_input_tn , rightpads:o_202_pad:w_input_tn , rightpads:o_203_pad:w_input_tn , rightpads:o_204_pad:w_input_tn , rightpads:o_207_pad:w_input_tn , rightpads:o_208_pad:w_input_tn , rightpads:o_209_pad:w_input_tn , rightpads:o_210_pad:w_input_tn , rightpads:o_213_pad:w_input_tn , rightpads:o_214_pad:w_input_tn , rightpads:o_215_pad:w_input_tn , rightpads:o_216_pad:w_input_tn , rightpads:o_219_pad:w_input_tn , rightpads:o_220_pad:w_input_tn , botpads:o_132_pad:w_input_tn , botpads:o_142_pad:w_input_tn , botpads:o_143_pad:w_input_tn , botpads:o_146_pad:w_input_tn , botpads:o_147_pad:w_input_tn , botpads:o_148_pad:w_input_tn , botpads:o_149_pad:w_input_tn , botpads:o_151_pad:w_input_tn , botpads:o_152_pad:w_input_tn , botpads:o_153_pad:w_input_tn , botpads:o_156_pad:w_input_tn , botpads:o_157_pad:w_input_tn , botpads:o_158_pad:w_input_tn , botpads:o_159_pad:w_input_tn , botpads:o_160_pad:w_input_tn , botpads:o_161_pad:w_input_tn , botpads:o_163_pad:w_input_tn , botpads:o_164_pad:w_input_tn , botpads:o_165_pad:w_input_tn 
 TN : MEM_OUT_NS : input
Connects down to:BD6FDR:afx_out_slot:TN 
Connects up to:botpads:o_ns_135_pad:w_input_tn 
 TN : PCI_BI : input
Connects down to:RBDEPCI5F:pci_bidi_slot:TN 
Connects up to:toppads:b_257_pad:w_input_tn , toppads:b_258_pad:w_input_tn , toppads:b_262_pad:w_input_tn , toppads:b_263_pad:w_input_tn , toppads:b_264_pad:w_input_tn , toppads:b_265_pad:w_input_tn , toppads:b_267_pad:w_input_tn , toppads:b_268_pad:w_input_tn , toppads:b_269_pad:w_input_tn , toppads:b_271_pad:w_input_tn , toppads:b_274_pad:w_input_tn , toppads:b_275_pad:w_input_tn , toppads:b_276_pad:w_input_tn , toppads:b_279_pad:w_input_tn , toppads:b_280_pad:w_input_tn , toppads:b_281_pad:w_input_tn , toppads:b_282_pad:w_input_tn , toppads:b_285_pad:w_input_tn , toppads:b_286_pad:w_input_tn , toppads:b_287_pad:w_input_tn , toppads:b_290_pad:w_input_tn , toppads:b_291_pad:w_input_tn , toppads:b_293_pad:w_input_tn , toppads:b_294_pad:w_input_tn , toppads:b_295_pad:w_input_tn , toppads:b_296_pad:w_input_tn , toppads:b_297_pad:w_input_tn , toppads:b_298_pad:w_input_tn , toppads:b_301_pad:w_input_tn , toppads:b_303_pad:w_input_tn , toppads:b_304_pad:w_input_tn , toppads:b_307_pad:w_input_tn , toppads:b_308_pad:w_input_tn , toppads:b_309_pad:w_input_tn , toppads:b_312_pad:w_input_tn , toppads:b_313_pad:w_input_tn , toppads:b_314_pad:w_input_tn , toppads:b_315_pad:w_input_tn , toppads:b_318_pad:w_input_tn , toppads:b_319_pad:w_input_tn , toppads:b_320_pad:w_input_tn , toppads:b_321_pad:w_input_tn , toppads:b_324_pad:w_input_tn , toppads:b_325_pad:w_input_tn , toppads:b_326_pad:w_input_tn , toppads:b_327_pad:w_input_tn , toppads:b_328_pad:w_input_tn , toppads:b_329_pad:w_input_tn , toppads:b_332_pad:w_input_tn , toppads:b_333_pad:w_input_tn , rightpads:b_228_pad:w_input_tn , rightpads:b_229_pad:w_input_tn , rightpads:b_233_pad:w_input_tn , rightpads:b_234_pad:w_input_tn , rightpads:b_236_pad:w_input_tn , rightpads:b_237_pad:w_input_tn , rightpads:b_238_pad:w_input_tn , rightpads:b_239_pad:w_input_tn , rightpads:b_242_pad:w_input_tn , rightpads:b_243_pad:w_input_tn , rightpads:b_244_pad:w_input_tn , rightpads:b_247_pad:w_input_tn , rightpads:b_248_pad:w_input_tn , rightpads:b_250_pad:w_input_tn , rightpads:b_252_pad:w_input_tn , rightpads:b_253_pad:w_input_tn , leftpads:b_2_pad:w_input_tn , leftpads:b_6_pad:w_input_tn , leftpads:b_7_pad:w_input_tn , leftpads:b_8_pad:w_input_tn , leftpads:b_9_pad:w_input_tn , leftpads:b_12_pad:w_input_tn , leftpads:b_13_pad:w_input_tn , leftpads:b_14_pad:w_input_tn , leftpads:b_17_pad:w_input_tn , leftpads:b_18_pad:w_input_tn , leftpads:b_19_pad:w_input_tn , leftpads:b_20_pad:w_input_tn , leftpads:b_23_pad:w_input_tn , leftpads:b_24_pad:w_input_tn , leftpads:b_25_pad:w_input_tn , leftpads:b_28_pad:w_input_tn , leftpads:b_29_pad:w_input_tn , leftpads:b_30_pad:w_input_tn , leftpads:b_31_pad:w_input_tn , leftpads:b_34_pad:w_input_tn , leftpads:b_35_pad:w_input_tn , leftpads:b_36_pad:w_input_tn , leftpads:b_39_pad:w_input_tn , leftpads:b_40_pad:w_input_tn , leftpads:b_41_pad:w_input_tn , leftpads:b_42_pad:w_input_tn , leftpads:b_45_pad:w_input_tn , leftpads:b_46_pad:w_input_tn , leftpads:b_47_pad:w_input_tn , leftpads:b_48_pad:w_input_tn , leftpads:b_51_pad:w_input_tn , leftpads:b_52_pad:w_input_tn , leftpads:b_53_pad:w_input_tn , leftpads:b_56_pad:w_input_tn , leftpads:b_57_pad:w_input_tn , leftpads:b_58_pad:w_input_tn , leftpads:b_59_pad:w_input_tn , leftpads:o_62_pad:w_input_tn , leftpads:o_63_pad:w_input_tn , leftpads:o_64_pad:w_input_tn , leftpads:o_67_pad:w_input_tn , leftpads:i_68_pad:w_input_tn , leftpads:i_70_pad:w_input_tn , leftpads:i_71_pad:w_input_tn , leftpads:i_73_pad:w_input_tn , leftpads:b_74_pad:w_input_tn , leftpads:b_75_pad:w_input_tn , leftpads:b_78_pad:w_input_tn , leftpads:b_79_pad:w_input_tn , leftpads:b_81_pad:w_input_tn , leftpads:b_82_pad:w_input_tn , botpads:b_85_pad:w_input_tn , botpads:b_88_pad:w_input_tn , botpads:b_89_pad:w_input_tn , botpads:b_90_pad:w_input_tn , botpads:b_93_pad:w_input_tn , botpads:b_94_pad:w_input_tn , botpads:b_95_pad:w_input_tn , botpads:b_96_pad:w_input_tn , botpads:o_99_pad:w_input_tn , botpads:b_100_pad:w_input_tn 
 TN : PCI_BI_OD : input
Connects down to:RBDEPCI5F:pci_bidi_slot:TN 
 TN : RBDEPCI25F : input
 TN : RBDEPCI5F : input
Connects up to:PCI_BI:pci_bidi_slot:TN , PCI_BI_OD:pci_bidi_slot:TN 
 TN : RBDEPCIF : input
 tn : ssparc_chip : input
Connects down to:iopads:ssparc_iopads:tn 
 to : Mccdisp : integer
 tOEA_met : simm : reg
 toggle_gclk : rl_clk_cntl : wire
Connects down to:Mflipflop_rh:gck_ff:enable_l , Mflipflop_rh:gck_ff_:enable_l 
 TopBitsIn : fpufpc : wire
Connects down to:fp_ctl:fpctl:TopBitsIn , fp_frac:fpfrac:TopBitsIn 
 TopBitsIn : fp_ctl : output
Connects down to:frac_ctl:fracctl:TopBitsIn 
Connects up to:fpufpc:fpctl:TopBitsIn 
 TopBitsIn : fp_frac : input
Connects down to:ShiftRight:shr:TopBitsIn 
Connects up to:fpufpc:fpfrac:TopBitsIn 
 TopBitsIn : frac_ctl : output
Connects down to:ShiftRightCtl:src:TopBitsIn 
Connects up to:fp_ctl:fracctl:TopBitsIn 
 TopBitsIn : ShiftRight : input
Connects down to:ME_NMUX2B_B:g87:b , ME_NMUX_2B_57:g86:D1 
Connects up to:fp_frac:shr:TopBitsIn 
 TopBitsIn : ShiftRightCtl : output
Connects down to:ME_MUX_2B_9:g69:Xout 
Connects up to:frac_ctl:src:TopBitsIn 
 toppads_po_out : iopads : wire
Connects down to:toppads:toppads:po_out 
 toppads_scan_out : iopads : wire
Connects down to:toppads:toppads:scan_out 
 top_ADEnable : pcic : output wire
Connects down to:pci_core:PCI_CORE:top_ADEnable 
Connects up to:ssparc_core:ssparc_pcic:ADEnable 
 toq_2_alt : Mdcc_bp : wire
Connects down to:Mflipflop_h_32:ais_reg:din 
 toq_2_alt : Mpc_cntl : wire
 toq_annul : Mpc_cntl : wire
Connects down to:Mflipflop_1:dbr_annul_reg_1:din 
 toq_cond : Mpc_cntl : wire
Connects down to:Mflipflop_4:dbr_cond_reg_4:din 
 toq_entry_bits : Mdecode : input
Connects down to:Mpc_cntl:pc_cntl:toq_entry_bits 
Connects up to:Miuchip:decode:inst_for_br 
 toq_entry_bits : Mpc_cntl : input
Connects down to:Mflipflop_10:backup_dir_reg_10:din 
Connects up to:Mdecode:pc_cntl:toq_entry_bits 
 toq_offset : Mqueue : wire
 toq_op_op2 : Mpc_cntl : wire
 to_counter : pcimaster_fm : integer
 tpc : Mexec : input
Connects up to:Miuchip:exec:tpc 
 tpc : Miuchip : wire
Connects down to:Mpc:pc:tpc , Mexec:exec:tpc 
 tpc : Mpc : output wire
Connects up to:Miuchip:pc:tpc 
 tpc : Mtask : wire
Connects down to:Mtrace:trace:tpc 
 tpc : Mtrace : input
Connects up to:Mtask:trace:tpc 
 tpcm4 : Mpc : wire
 tpc_almost : Mpc : wire
Connects down to:Mflipflop_30:tpc_register_30:out 
 tpd_prstnn_pack64nn : pcislave_times : reg
 tpd_prstnn_pad : pcimaster_times : reg
 tpd_prstnn_pad : pcislave_times : reg
 tpd_prstnn_pbenn : pcimaster_times : reg
 tpd_prstnn_pcxbenn : pcimaster_times : reg
 tpd_prstnn_pd : pcimaster_times : reg
 tpd_prstnn_pd : pcislave_times : reg
 tpd_prstnn_pdevselnn : pcimaster_times : reg
 tpd_prstnn_pdevselnn : pcislave_times : reg
 tpd_prstnn_pframenn : pcimaster_times : reg
 tpd_prstnn_pirdynn : pcimaster_times : reg
 tpd_prstnn_plocknn : pcimaster_times : reg
 tpd_prstnn_ppar : pcimaster_times : reg
 tpd_prstnn_ppar : pcislave_times : reg
 tpd_prstnn_ppar64 : pcimaster_times : reg
 tpd_prstnn_ppar64 : pcislave_times : reg
 tpd_prstnn_pperrnn : pcimaster_times : reg
 tpd_prstnn_pperrnn : pcislave_times : reg
 tpd_prstnn_preq64nn : pcimaster_times : reg
 tpd_prstnn_preqnn : pcimaster_times : reg
 tpd_prstnn_pserrnn : pcislave_times : reg
 tpd_prstnn_pstopnn : pcislave_times : reg
 tpd_prstnn_ptrdynn : pcimaster_times : reg
 tpd_prstnn_ptrdynn : pcislave_times : reg
 tpr_clk_ad : pcimonitor_times : reg
 tpr_clk_cxbenn : pcimonitor_times : reg
 tpr_clk_gntnn : pcimonitor_times : reg
 tpr_clk_par : pcimonitor_times : reg
 tpr_pclk_pack64nn : pcislave_times : reg
 tpr_pclk_pad : pcimaster_times : reg
 tpr_pclk_pad : pcislave_times : reg
 tpr_pclk_pbenn : pcimaster_times : reg
 tpr_pclk_pclkrunnn : pcimaster_times : reg
 tpr_pclk_pcxbenn : pcimaster_times : reg
 tpr_pclk_pd : pcimaster_times : reg
 tpr_pclk_pd : pcislave_times : reg
 tpr_pclk_pdevselnn : pcimaster_times : reg
 tpr_pclk_pdevselnn : pcislave_times : reg
 tpr_pclk_pframenn : pcimaster_times : reg
 tpr_pclk_pirdynn : pcimaster_times : reg
 tpr_pclk_plocknn : pcimaster_times : reg
 tpr_pclk_ppar : pcimaster_times : reg
 tpr_pclk_ppar : pcislave_times : reg
 tpr_pclk_ppar64 : pcimaster_times : reg
 tpr_pclk_ppar64 : pcislave_times : reg
 tpr_pclk_pperrnn : pcimaster_times : reg
 tpr_pclk_pperrnn : pcislave_times : reg
 tpr_pclk_preq64nn : pcimaster_times : reg
 tpr_pclk_preqnn : pcimaster_times : reg
 tpr_pclk_pserrnn : pcislave_times : reg
 tpr_pclk_pstopnn : pcislave_times : reg
 tpr_pclk_ptrdynn : pcimaster_times : reg
 tpr_pclk_ptrdynn : pcislave_times : reg
 tpwh_max_clk : pcimonitor_times : integer
 tpwh_max_pclk : pcimaster_times : integer
 tpwh_max_pclk : pcislave_times : integer
 tpwh_max_prstnn : pcimaster_times : integer
 tpwh_max_prstnn : pcislave_times : integer
 tpwh_max_rstnn : pcimonitor_times : integer
 tpwh_min_clk : pcimonitor_times : integer
 tpwh_min_pclk : pcimaster_times : integer
 tpwh_min_pclk : pcislave_times : integer
 tpwh_min_prstnn : pcimaster_times : integer
 tpwh_min_prstnn : pcislave_times : integer
 tpwh_min_rstnn : pcimonitor_times : integer
 tpwl_max_clk : pcimonitor_times : integer
 tpwl_max_pclk : pcimaster_times : integer
 tpwl_max_pclk : pcislave_times : integer
 tpwl_max_prstnn : pcimaster_times : integer
 tpwl_max_prstnn : pcislave_times : integer
 tpwl_max_rstnn : pcimonitor_times : integer
 tpwl_min_clk : pcimonitor_times : integer
 tpwl_min_pclk : pcimaster_times : integer
 tpwl_min_pclk : pcislave_times : integer
 tpwl_min_prstnn : pcimaster_times : integer
 tpwl_min_prstnn : pcislave_times : integer
 tpwl_min_rstnn : pcimonitor_times : integer
 trace : Mtrace : reg
 trace_enable : pcimonitor_fm : reg
 trace_mcd : Mclocks : reg
 trace_trap_handlers : Mtask : reg
 tRAC_chkd : simm : reg
 tRAC_met : simm : reg
 tRAD_max_rasb_chk_done : simm : reg
 tRAD_max_rast_chk_done : simm : reg
 tRAD_min_rasb_chk_done : simm : reg
 tRAD_min_rast_chk_done : simm : reg
 tRAH_chkd : simm : reg
 transfer64 : pcislave_fm : reg
 transfer_cnt : pcimaster_fm : integer
 transfer_cnt : pcislave_fm : integer
 transfer_count : pcimonitor_fm : integer
 transfer_count : pcislave_fm : integer
 transfer_limit : pcimaster_fm : integer
 TRAP : Malu_control : input
Connects up to:Mdecode:alu_control:TRAP 
 TRAP : Mdata_byp2 : input
Connects up to:Mdecode:data_byp2:TRAP 
 TRAP : Mdata_rf : input
Connects up to:Mdecode:data_rf:TRAP 
 TRAP : Mdcache_control : input
Connects up to:Mdecode:dcache_control:TRAP 
 TRAP : Mdcc_bp : wire
Connects down to:Mflipflop_rh:trap_ff:in 
 TRAP : Mdecode : output
Connects down to:Mpipec_br_vald:pipec_br_vald:TRAP , Mir_control:ir_control:TRAP , Mdata_rf:data_rf:TRAP , Mdata_byp2:data_byp2:TRAP , Malu_control:alu_control:TRAP , Mpc_control:pc_control:TRAP , Mspecial_reg_control:special_reg_control:TRAP , Mdcache_control:dcache_control:TRAP , Mtrap_detection:trap_detection:TRAP , Mtrap_control:trap_control:TRAP , Mpc_cntl:pc_cntl:TRAP , Mir:ir:TRAP 
Connects up to:Miuchip:decode:TRAP 
 TRAP : Mexec : input
Connects down to:Mtbr:tbr_mod:TRAP 
Connects up to:Miuchip:exec:TRAP 
 TRAP : Mir : input
Connects up to:Mdecode:ir:TRAP 
 TRAP : Mir_control : input
Connects up to:Mdecode:ir_control:TRAP 
 TRAP : Miu : output
Connects down to:Miuchip:iuchip:TRAP 
 TRAP : Miuchip : output
Connects down to:Mdecode:decode:TRAP , Mexec:exec:TRAP 
Connects up to:Miu:iuchip:TRAP 
 TRAP : Mpc_cntl : input
Connects up to:Mdecode:pc_cntl:TRAP 
 TRAP : Mpc_control : input
Connects up to:Mdecode:pc_control:TRAP 
 TRAP : Mpipec_br_vald : input
Connects up to:Mdecode:pipec_br_vald:TRAP 
 TRAP : Mspecial_reg_control : input
Connects up to:Mdecode:special_reg_control:TRAP 
 TRAP : Mtbr : input
Connects up to:Mexec:tbr_mod:TRAP 
 TRAP : Mtrap_control : output wire
Connects up to:Mdecode:trap_control:TRAP 
 TRAP : Mtrap_detection : input
Connects up to:Mdecode:trap_detection:TRAP 
 trapcode : Mdecode : output
Connects down to:Mtrap_detection:trap_detection:trapcode , Mtrap_control:trap_control:trapcode 
Connects up to:Miuchip:decode:trapcode 
 trapcode : Mexec : input
Connects down to:Mtbr:tbr_mod:trapcode 
Connects up to:Miuchip:exec:trapcode 
 trapcode : Miuchip : wire
Connects down to:Mdecode:decode:trapcode , Mexec:exec:trapcode 
 trapcode : Mtbr : input
Connects up to:Mexec:tbr_mod:trapcode 
 trapcode : Mtrapcode : output reg
Connects up to:Mtrap_control:trapcode_mod:trapcode 
 trapcode : Mtrap_control : output wire
Connects down to:Mtrapcode:trapcode_mod:trapcode 
Connects up to:Mdecode:trap_control:trapcode 
 trapcode : Mtrap_detection : input
Connects up to:Mdecode:trap_detection:trapcode 
 trapd_cpd : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_cpd , Mtrap_control:trap_control:trapd_cpd 
 trapd_cpd : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_cpd 
 trapd_cpd : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_cpd 
 trapd_cpd_op : Mtrap_detection : wire
 trapd_fpd : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_fpd , Mtrap_control:trap_control:trapd_fpd 
 trapd_fpd : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_fpd 
 trapd_fpd : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_fpd 
 trapd_fpd_op : Mtrap_detection : wire
 trapd_iae : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_iae , Mtrap_control:trap_control:trapd_iae 
 trapd_iae : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_iae 
 trapd_iae : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_iae 
 trapd_iaer : Mdecode : wire
Connects down to:Mpipec_br_vald:pipec_br_vald:trapd_iaer , Mtrap_detection:trap_detection:trapd_iaer , Mtrap_control:trap_control:trapd_iaer 
 trapd_iaer : Mpipec_br_vald : input
Connects up to:Mdecode:pipec_br_vald:trapd_iaer 
 trapd_iaer : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_iaer 
 trapd_iaer : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_iaer 
 trapd_ilgl : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_ilgl , Mtrap_control:trap_control:trapd_ilgl 
 trapd_ilgl : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_ilgl 
 trapd_ilgl : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_ilgl 
 trapd_ilgl_op : Mtrap_detection : wire
 trapd_immum : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_immum , Mtrap_control:trap_control:trapd_immum 
 trapd_immum : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_immum 
 trapd_immum : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_immum 
 trapd_iwp : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapd_iwp , Mtrap_control:trap_control:trapd_iwp 
 trapd_iwp : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapd_iwp 
 trapd_iwp : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapd_iwp 
 trape_algn : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_algn , Mtrap_control:trap_control:trape_algn 
 trape_algn : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_algn 
 trape_algn : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_algn 
 trape_divz : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_divz , Mtrap_control:trap_control:trape_divz 
 trape_divz : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_divz 
 trape_divz : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_divz 
 trape_ilgl : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_ilgl , Mtrap_control:trap_control:trape_ilgl 
 trape_ilgl : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_ilgl 
 trape_ilgl : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_ilgl 
 trape_priv : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_priv , Mtrap_control:trap_control:trape_priv 
 trape_priv : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_priv 
 trape_priv : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_priv 
 trape_priv_op : Mtrap_detection : wire
 trape_ticc : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_ticc , Mtrap_control:trap_control:trape_ticc 
 trape_ticc : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_ticc 
 trape_ticc : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_ticc 
 trape_ticc_op : Mtrap_detection : wire
 trape_wo : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_wo , Mtrap_control:trap_control:trape_wo 
 trape_wo : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_wo 
 trape_wo : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_wo 
 trape_wo_op : Mtrap_detection : wire
 trape_wu : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trape_wu , Mtrap_control:trap_control:trape_wu 
 trape_wu : Mtrap_control : input
Connects up to:Mdecode:trap_control:trape_wu 
 trape_wu : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trape_wu 
 trape_wu_op : Mtrap_detection : wire
 trapw_dae : Mdecode : wire
 trapw_dae : Mtrap_control : wire
 trapw_daer : Mtrap_control : wire
 trapw_dmmum : Mtrap_control : wire
 trapw_dwp : Mtrap_control : wire
 trapw_fpe : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapw_fpe , Mtrap_control:trap_control:trapw_fpe 
 trapw_fpe : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapw_fpe 
 trapw_fpe : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapw_fpe 
 trapw_int : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapw_int , Mtrap_control:trap_control:trapw_int 
 trapw_int : Mtrapw_int : output wire
Connects up to:Mtrap_detection:trapw_int_mod:trapw_int 
 trapw_int : Mtrap_control : input
Connects up to:Mdecode:trap_control:trapw_int 
 trapw_int : Mtrap_detection : output
Connects down to:Mtrapw_int:trapw_int_mod:trapw_int 
Connects up to:Mdecode:trap_detection:trapw_int 
 trapw_int_val : Mtrapw_int : wire
Connects down to:Mflipflop_1:trapw_int_val_reg_1:out 
 trapw_tag : Mdecode : wire
Connects down to:Mtrap_detection:trap_detection:trapw_tag , Mtrap_control:trap_control:trapw_tag 
 trapw_tag : Mtrap_control : input wire
Connects up to:Mdecode:trap_control:trapw_tag 
 trapw_tag : Mtrap_detection : output wire
Connects up to:Mdecode:trap_detection:trapw_tag 
 trap_base_reg : Mcomplete : wire
 trap_before_fold : Mpc_cntl : wire
Connects down to:Mflipflop_1:trap_bf_fold_reg_1:out 
 trap_cyc1 : Malu_control : input
Connects up to:Mdecode:alu_control:trap_cyc1 
 trap_cyc1 : Mdecode : wire
Connects down to:Malu_control:alu_control:trap_cyc1 , Mspecial_reg_control:special_reg_control:trap_cyc1 , Mtrap_detection:trap_detection:trap_cyc1 , Mtrap_control:trap_control:trap_cyc1 , Mpc_cntl:pc_cntl:trap_cyc1 
 trap_cyc1 : Mpc_cntl : input
Connects up to:Mdecode:pc_cntl:trap_cyc1 
 trap_cyc1 : Mspecial_reg_control : input
Connects up to:Mdecode:special_reg_control:trap_cyc1 
 trap_cyc1 : Mtrap_control : output wire
Connects down to:Mflipflop_1:trap_1_ff_1:out , Mflipflop_1:trap_2_ff_1:din 
Connects up to:Mdecode:trap_control:trap_cyc1 
 trap_cyc1 : Mtrap_detection : input
Connects up to:Mdecode:trap_detection:trap_cyc1 
 trap_cyc2 : Mdata_rf : input
Connects up to:Mdecode:data_rf:trap_cyc2 
 trap_cyc2 : Mdecode : wire
Connects down to:Mdata_rf:data_rf:trap_cyc2 , Mtrap_control:trap_control:trap_cyc2 , Mpc_cntl:pc_cntl:trap_cyc2 
 trap_cyc2 : Mpc_cntl : input
Connects up to:Mdecode:pc_cntl:trap_cyc2 
 trap_cyc2 : Mtrap_control : output wire
Connects down to:Mflipflop_1:trap_2_ff_1:out 
Connects up to:Mdecode:trap_control:trap_cyc2 
 trap_event_case : sastasks : reg
 trap_flag : sastasks : integer
 trap_handler : Mtrace : reg
 trap_happen : sastasks : reg
 trap_r : Mdcc_bp : wire
Connects down to:Mflipflop_rh:trap_ff:out 
 TRAP_sm : Mcwp : input
Connects up to:Mpsr:cwp_mod:TRAP_sm 
 TRAP_sm : Mexec : wire
Connects down to:Mpsr:psr_mod:TRAP_sm 
 TRAP_sm : Mpsr : input
Connects down to:Mcwp:cwp_mod:TRAP_sm 
Connects up to:Mexec:psr_mod:TRAP_sm 
 trap_tt_reg : Mtrace : wire
 tRAS : simm : integer
 tRCD_chkd : simm : reg
 trcr_addr_out : rl_mmu_regs : wire
Connects down to:MflipflopR_6:trcr_addr_ff_6:out 
 trcr_cntl_out : rl_mmu_regs : wire
Connects down to:MflipflopR_1:trcr_cntl_1:out 
 trcr_incr_out : rl_mmu_regs : wire
 trcr_init : rl_mmu_regs : wire
 trcr_mux1_out : rl_mmu_regs : wire
 trcr_mux_out : rl_mmu_regs : wire
Connects down to:MflipflopR_6:trcr_addr_ff_6:din 
 trcv1_next_be_out : afxmaster : wire
 trcv1_val : afxmaster : reg
 trcv2_next_be_out : afxmaster : wire
 trcv2_only : abort_write_sm : input
Connects up to:afxmaster:aw_sm:trcv2_only 
 trcv2_only : afxmaster : wire
Connects down to:abort_write_sm:aw_sm:trcv2_only 
 trcv2_read : abort_write_sm : input
Connects up to:afxmaster:aw_sm:tar_rcv2_fifo_read 
 trcv2_val : afxmaster : reg
 trcv_datamux : afxmaster : wire
 trcv_empty_p : quiescent_sm : input
Connects up to:afxmaster:q_sm:rcv_fifo_empty_p 
 trcv_full : pack_sm : input
 trcv_qtr_full : afxmaster : wire
 trcv_val : afxmaster : wire
Connects down to:afxm_sm:afxm_sm1:trcv_val 
 trcv_val : afxm_sm : input
Connects up to:afxmaster:afxm_sm1:trcv_val 
 trdyEn : iopads : input
Connects down to:leftpads:leftpads:trdyEn 
Connects up to:ssparc_chip:ssparc_iopads:trdyEn 
 trdyEn : leftpads : input
Connects down to:ENABLE:trdyEn_cell:EN 
Connects up to:iopads:leftpads:trdyEn 
 trdyEn : pcic : output wire
Connects down to:pci_core:PCI_CORE:trdyEn 
Connects up to:ssparc_core:ssparc_pcic:trdyEn 
 trdyEn : ssparc_chip : wire
Connects down to:iopads:ssparc_iopads:trdyEn , ssparc_core:ssparc_core:trdyEn 
 trdyEn : ssparc_core : output
Connects down to:pcic:ssparc_pcic:trdyEn 
Connects up to:ssparc_chip:ssparc_core:trdyEn 
 trdyEn_enc_l : leftpads : wire
Connects down to:ENABLE:trdyEn_cell:ENC_ , PCI_BI:b_56_pad:ENC_ 
 trdyEn_so : leftpads : wire
Connects down to:ENABLE:trdyEn_cell:SO , PCI_BI:b_56_pad:SI 
 trdyi_ : Msystem : wire
Connects down to:MASTER:pciM1:trdy_ 
 trdynn : pcimonitor : input
Connects down to:pcimonitor_fm:fm:trdynn 
Connects up to:Msystem:u1:trdy_ 
 trdynn : pcimonitor_fm : input
Connects up to:pcimonitor:fm:trdynn 
 trdynn : pcimonitor_fm_cntrl : reg
 trdynn : pcimonitor_fm_input : reg
 trdynn_event : pcimonitor_fm_input : reg
 trdynn_event_time : pcimonitor_fm_input : integer
 trdynn_last_event : pcimonitor_fm_input : integer
 trdynn_old : pcimonitor_fm_input : reg
 trdy_ : Msystem : wire
Connects down to:ssparc_chip:ssparc:trdy_l , Pci_target:pciS:trdy_ , PciMaster:pciM:trdy_ , MASTER:pciM2:trdy_ , MASTER:pciM3:trdy_ , checker:check:trdy_ , pcimonitor:u1:trdynn , pcislave:lmc_slave1:ptrdynn , pcimaster:lmc_master1:ptrdynn 
 trdy_ : pci_add_mon : wire
 trdy_asserted : pcimonitor_fm : reg
 trdy_burst : pcimonitor_fm : integer
 trdy_count : pcimonitor_fm : integer
 trdy_l : iopads : inout
Connects down to:leftpads:leftpads:b_56 
Connects up to:ssparc_chip:ssparc_iopads:trdy_l 
 trdy_l : ssparc_chip : inout
Connects down to:iopads:ssparc_iopads:trdy_l 
Connects up to:Msystem:ssparc:trdy_ 
 trdy_last : pcislave_fm : reg
 trdy_next : pcislave_fm : reg
 trdy_oe : pcislave_fm : reg
 trdy_oe_dlyd1 : pcislave_fm : reg
 trdy_val : pcimaster_fm : reg
 trdy_wait : pcimonitor_fm : integer
 Treg : fp_frac : wire
Connects down to:ME_FREGA_1_58:T:Q , ME_YmuxSlice:Ymux:D3 
 TregLSBs : fpufpc : wire
Connects down to:fp_ctl:fpctl:TregLSBs , fp_frac:fpfrac:Treg_1_0 
 TregLSBs : fp_ctl : input
Connects down to:frac_ctl:fracctl:TregLSBs 
Connects up to:fpufpc:fpctl:TregLSBs 
 TregLSBs : frac_ctl : input
Connects down to:YMuxCtl:fymc:TregLSBs 
Connects up to:fp_ctl:fracctl:TregLSBs 
 TregLSBs : YMuxCtl : input
Connects down to:ME_NAND2:ymlsbs3:b , ME_NAND2:ymlsbs7:b 
Connects up to:frac_ctl:fymc:TregLSBs 
 Treg_1_0 : fp_frac : output
Connects up to:fpufpc:fpfrac:TregLSBs 
 trh_ack64nn_clk : pcimonitor_times : integer
 trh_ad_clk : pcimonitor_times : integer
 trh_cxbenn_clk : pcimonitor_times : integer
 trh_devselnn_clk : pcimonitor_times : integer
 trh_framenn_clk : pcimonitor_times : integer
 trh_gntnn_clk : pcimonitor_times : integer
 trh_idsel_clk : pcimonitor_times : integer
 trh_intann_clk : pcimonitor_times : integer
 trh_intbnn_clk : pcimonitor_times : integer
 trh_intcnn_clk : pcimonitor_times : integer
 trh_intdnn_clk : pcimonitor_times : integer
 trh_irdynn_clk : pcimonitor_times : integer
 trh_locknn_clk : pcimonitor_times : integer
 trh_pack64nn_pclk : pcimaster_times : integer
 trh_pad_pclk : pcimaster_times : integer
 trh_pad_pclk : pcislave_times : integer
 trh_par64_clk : pcimonitor_times : integer
 trh_par_clk : pcimonitor_times : integer
 trh_pbenn_pclk : pcimaster_times : integer
 trh_pbenn_pclk : pcislave_times : integer
 trh_pclkrunnn_pclk : pcimaster_times : integer
 trh_pcxbenn_pclk : pcimaster_times : integer
 trh_pcxbenn_pclk : pcislave_times : integer
 trh_pdevselnn_pclk : pcimaster_times : integer
 trh_pd_pclk : pcimaster_times : integer
 trh_pd_pclk : pcislave_times : integer
 trh_perrnn_clk : pcimonitor_times : integer
 trh_pframenn_pclk : pcimaster_times : integer
 trh_pframenn_pclk : pcislave_times : integer
 trh_pgntnn_pclk : pcimaster_times : integer
 trh_pidsel_pclk : pcimaster_times : integer
 trh_pidsel_pclk : pcislave_times : integer
 trh_pirdynn_pclk : pcimaster_times : integer
 trh_pirdynn_pclk : pcislave_times : integer
 trh_plocknn_pclk : pcimaster_times : integer
 trh_plocknn_pclk : pcislave_times : integer
 trh_ppar64_pclk : pcimaster_times : integer
 trh_ppar64_pclk : pcislave_times : integer
 trh_ppar_pclk : pcimaster_times : integer
 trh_ppar_pclk : pcislave_times : integer
 trh_pperrnn_pclk : pcimaster_times : integer
 trh_preq64nn_pclk : pcimaster_times : integer
 trh_preq64nn_pclk : pcislave_times : integer
 trh_preqnn_pclk : pcimaster_times : integer
 trh_psbonn_pclk : pcimaster_times : integer
 trh_psbonn_pclk : pcislave_times : integer
 trh_psdone_pclk : pcimaster_times : integer
 trh_psdone_pclk : pcislave_times : integer
 trh_pserrnn_pclk : pcimaster_times : integer
 trh_pstopnn_pclk : pcimaster_times : integer
 trh_pstopnn_pclk : pcislave_times : integer
 trh_ptrdynn_pclk : pcimaster_times : integer
 trh_ptrdynn_pclk : pcislave_times : integer
 trh_req64nn_clk : pcimonitor_times : integer
 trh_reqnn_clk : pcimonitor_times : integer
 trh_sbonn_clk : pcimonitor_times : integer
 trh_sdone_clk : pcimonitor_times : integer
 trh_serrnn_clk : pcimonitor_times : integer
 trh_stopnn_clk : pcimonitor_times : integer
 trh_trdynn_clk : pcimonitor_times : integer
 triga_and : rl_mmu_regs : wire
 triga_dcd : rl_mmu_regs : wire
Connects down to:Mflipflop_r_1:triga_ff_1:din 
 triga_hld : rl_mmu_regs : wire
Connects down to:MflipflopR_27:trig_ena_reg_27:enable_l 
 triga_or : rl_mmu_regs : wire
 trigb_and : rl_mmu_regs : wire
 trigb_dcd : rl_mmu_regs : wire
Connects down to:Mflipflop_r_1:trigb_ff_1:din 
 trigb_hld : rl_mmu_regs : wire
Connects down to:MflipflopR_27:trig_enb_reg_27:enable_l 
 trigb_or : rl_mmu_regs : wire
 trig_a : dp_mmu : input
Connects up to:mmu:MMU_dp:trig_a 
 trig_a : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:trig_a , dp_mmu:MMU_dp:trig_a 
 trig_a : m_mmu_cntl : output
Connects down to:rl_mmu_regs:mmu_regs:trig_a 
Connects up to:mmu:MMU_cntl:trig_a 
 trig_a : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:trig_a 
 trig_asrt : rl_mmu_regs : wire
Connects down to:MflipflopR_24:trig_asrt_reg_24:out 
 trig_asrt_hld : rl_mmu_regs : wire
Connects down to:MflipflopR_24:trig_asrt_reg_24:enable_l 
 trig_asrt_pad : rl_mmu_regs : wire
 trig_a_term : rl_mmu_regs : wire
 trig_b : dp_mmu : input
Connects up to:mmu:MMU_dp:trig_b 
 trig_b : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:trig_b , dp_mmu:MMU_dp:trig_b 
 trig_b : m_mmu_cntl : output
Connects down to:rl_mmu_regs:mmu_regs:trig_b 
Connects up to:mmu:MMU_cntl:trig_b 
 trig_b : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:trig_b 
 trig_b_co : rl_mmu_regs : wire
Connects down to:Mflipflop_r_1:trig_b_co_ff_1:out 
 trig_b_co_in : rl_mmu_regs : wire
Connects down to:Mflipflop_r_1:trig_b_co_ff_1:din 
 trig_ena : rl_mmu_regs : wire
Connects down to:MflipflopR_27:trig_ena_reg_27:out 
 trig_enb : rl_mmu_regs : wire
Connects down to:MflipflopR_27:trig_enb_reg_27:out 
 tri_pins : pcimaster_fm : reg
 tRP : simm : integer
 tRP_chkd : simm : reg
 trst_l : bsr_control : input
Connects down to:Mflipflop_ar:bsen_fe2:2 
Connects up to:rl_jtag_cntl:bsrc:trst_l 
 trst_l : ccr : input
Connects up to:rl_jtag_cntl:clkc:trst_l 
 trst_l : ir : input
Connects up to:rl_jtag_cntl:inreg:trst_l 
 trst_l : isr_control : input
Connects down to:Mflipflop_ar:fe2:2 , Mflipflop_ar:la1:2 
Connects up to:rl_jtag_cntl:isrc:trst_l 
 trst_l : rl_jtag_cntl : input
Connects down to:tap_fsm:tapsm:trst_l , tap_decode:tapdcd:trst_l , ir:inreg:trst_l , bsr_control:bsrc:trst_l , isr_control:isrc:trst_l , scanclock_control:sckc:trst_l , ccr:clkc:trst_l , tdo_control:tdoc:trst_l 
Connects up to:clk_misc:jtag_cntl:jtag_trst_l 
 trst_l : scanclock_control : input
Connects up to:rl_jtag_cntl:sckc:trst_l 
 trst_l : tap_decode : input
Connects down to:Mflipflop_ar:ff_bug1059:2 , Mflipflop_ar:l4:2 
Connects up to:rl_jtag_cntl:tapdcd:trst_l 
 trst_l : tap_fsm : input
Connects down to:Mflipflop_ar_4:fsm:async_reset_l 
Connects up to:rl_jtag_cntl:tapsm:trst_l 
 trst_l : tdo_control : input
Connects up to:rl_jtag_cntl:tdoc:trst_l 
 trst_sync1_l : rl_clk_cntl : wire
Connects down to:Mflipflop_rh:jtrst1_ff:out , Mflipflop_rh:jtrst_ff:in 
 trst_sync_l : rl_clk_cntl : wire
Connects down to:Mflipflop_rh:jtrst_ff:out 
 trs_ack64nn_clk : pcimonitor_times : integer
 trs_ad_clk : pcimonitor_times : integer
 trs_cxbenn_clk : pcimonitor_times : integer
 trs_devselnn_clk : pcimonitor_times : integer
 trs_framenn_clk : pcimonitor_times : integer
 trs_from_alu : Malu_control : wire
Connects down to:Mflipflop_1:rsfalu_ff_1:out 
 trs_from_sh : Malu_control : wire
Connects down to:Mflipflop_1:rsfsh_ff_1:out 
 trs_gntnn_clk : pcimonitor_times : integer
 trs_idsel_clk : pcimonitor_times : integer
 trs_intann_clk : pcimonitor_times : integer
 trs_intbnn_clk : pcimonitor_times : integer
 trs_intcnn_clk : pcimonitor_times : integer
 trs_intdnn_clk : pcimonitor_times : integer
 trs_irdynn_clk : pcimonitor_times : integer
 trs_locknn_clk : pcimonitor_times : integer
 trs_pack64nn_pclk : pcimaster_times : integer
 trs_pad_pclk : pcimaster_times : integer
 trs_pad_pclk : pcislave_times : integer
 trs_par64_clk : pcimonitor_times : integer
 trs_par_clk : pcimonitor_times : integer
 trs_pbenn_pclk : pcimaster_times : integer
 trs_pbenn_pclk : pcislave_times : integer
 trs_pclkrunnn_pclk : pcimaster_times : integer
 trs_pcxbenn_pclk : pcimaster_times : integer
 trs_pcxbenn_pclk : pcislave_times : integer
 trs_pdevselnn_pclk : pcimaster_times : integer
 trs_pd_pclk : pcimaster_times : integer
 trs_pd_pclk : pcislave_times : integer
 trs_perrnn_clk : pcimonitor_times : integer
 trs_pframenn_pclk : pcimaster_times : integer
 trs_pframenn_pclk : pcislave_times : integer
 trs_pgntnn_pclk : pcimaster_times : integer
 trs_pidsel_pclk : pcimaster_times : integer
 trs_pidsel_pclk : pcislave_times : integer
 trs_pirdynn_pclk : pcimaster_times : integer
 trs_pirdynn_pclk : pcislave_times : integer
 trs_plocknn_pclk : pcimaster_times : integer
 trs_plocknn_pclk : pcislave_times : integer
 trs_ppar64_pclk : pcimaster_times : integer
 trs_ppar64_pclk : pcislave_times : integer
 trs_ppar_pclk : pcimaster_times : integer
 trs_ppar_pclk : pcislave_times : integer
 trs_pperrnn_pclk : pcimaster_times : integer
 trs_preq64nn_pclk : pcimaster_times : integer
 trs_preq64nn_pclk : pcislave_times : integer
 trs_preqnn_pclk : pcimaster_times : integer
 trs_psbonn_pclk : pcimaster_times : integer
 trs_psbonn_pclk : pcislave_times : integer
 trs_psdone_pclk : pcimaster_times : integer
 trs_psdone_pclk : pcislave_times : integer
 trs_pserrnn_pclk : pcimaster_times : integer
 trs_pstopnn_pclk : pcimaster_times : integer
 trs_pstopnn_pclk : pcislave_times : integer
 trs_ptrdynn_pclk : pcimaster_times : integer
 trs_ptrdynn_pclk : pcislave_times : integer
 trs_req64nn_clk : pcimonitor_times : integer
 trs_reqnn_clk : pcimonitor_times : integer
 trs_sbonn_clk : pcimonitor_times : integer
 trs_sdone_clk : pcimonitor_times : integer
 trs_serrnn_clk : pcimonitor_times : integer
 trs_stopnn_clk : pcimonitor_times : integer
 trs_trdynn_clk : pcimonitor_times : integer
 TrueIEEEAregLSB : AdderLSBlog : input
Connects down to:ME_MUX2B:g15:a 
Connects up to:fp_frac:fals:TrueIEEEAregLSB 
 TrueIEEEAregLSB : AregLSBLog : output
Connects down to:ME_MUX4B:asdf:z 
Connects up to:fp_frac:alsb:TrueIEEEAregLSB 
 TrueIEEEAregLSB : fp_frac : wire
Connects down to:AregLSBLog:alsb:TrueIEEEAregLSB , AdderLSBlog:fals:TrueIEEEAregLSB 
 ts : pcislave_fm : integer
 tstrobe : isr_control : output wire
Connects up to:rl_jtag_cntl:isrc:tg_strobe 
 ttm : Mtbr : wire
 ttm_wire : Mtbr : wire
Connects down to:Mflipflop_8:tt_master_8:out 
 tt_saddr : pcimaster_fm : reg
 turn : pcimaster_fm : reg
 turn : pcimonitor_fm : reg
 turn_around_clk : pcimaster_fm : reg
 turn_around_delay : pcislave_fm : reg
 turn_off_standby : arbiter : output wire
Connects up to:pcic:arbiter:turn_off_standby 
 turn_off_standby : mmu : input
Connects down to:m_mmu_cntl:MMU_cntl:turn_off_standby 
Connects up to:ssparc_core:ssparc_mmu:turn_off_standby 
 turn_off_standby : m_mmu_cntl : input
Connects down to:rl_mmu_regs:mmu_regs:turn_off_standby 
Connects up to:mmu:MMU_cntl:turn_off_standby 
 turn_off_standby : pcic : output wire
Connects down to:arbiter:arbiter:turn_off_standby 
Connects up to:ssparc_core:ssparc_pcic:turn_off_standby 
 turn_off_standby : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:turn_off_standby 
 turn_off_standby : ssparc_core : wire
Connects down to:mmu:ssparc_mmu:turn_off_standby , pcic:ssparc_pcic:turn_off_standby 
 turn_off_standby_ss : rl_mmu_regs : reg
 twd_ack64nn : pcimonitor_times : integer
 twd_ad : pcimonitor_times : integer
 twd_clk : pcimonitor_times : integer
 twd_cxbenn : pcimonitor_times : integer
 twd_devselnn : pcimonitor_times : integer
 twd_framenn : pcimonitor_times : integer
 twd_gntnn : pcimonitor_times : integer
 twd_idsel : pcimonitor_times : integer
 twd_intann : pcimonitor_times : integer
 twd_intbnn : pcimonitor_times : integer
 twd_intcnn : pcimonitor_times : integer
 twd_intdnn : pcimonitor_times : integer
 twd_irdynn : pcimonitor_times : integer
 twd_locknn : pcimonitor_times : integer
 twd_pack64nn : pcimaster_times : integer
 twd_pad : pcimaster_times : integer
 twd_pad : pcislave_times : integer
 twd_par : pcimonitor_times : integer
 twd_par64 : pcimonitor_times : integer
 twd_pbenn : pcimaster_times : integer
 twd_pbenn : pcislave_times : integer
 twd_pclk : pcimaster_times : integer
 twd_pclk : pcislave_times : integer
 twd_pclkrunnn : pcimaster_times : integer
 twd_pcxbenn : pcimaster_times : integer
 twd_pcxbenn : pcislave_times : integer
 twd_pd : pcimaster_times : integer
 twd_pd : pcislave_times : integer
 twd_pdevselnn : pcimaster_times : integer
 twd_perrnn : pcimonitor_times : integer
 twd_pframenn : pcimaster_times : integer
 twd_pframenn : pcislave_times : integer
 twd_pgntnn : pcimaster_times : integer
 twd_pidsel : pcimaster_times : integer
 twd_pidsel : pcislave_times : integer
 twd_pirdynn : pcimaster_times : integer
 twd_pirdynn : pcislave_times : integer
 twd_plocknn : pcimaster_times : integer
 twd_plocknn : pcislave_times : integer
 twd_ppar : pcimaster_times : integer
 twd_ppar : pcislave_times : integer
 twd_ppar64 : pcimaster_times : integer
 twd_ppar64 : pcislave_times : integer
 twd_pperrnn : pcimaster_times : integer
 twd_preq64nn : pcimaster_times : integer
 twd_preq64nn : pcislave_times : integer
 twd_preqnn : pcimaster_times : integer
 twd_prstnn : pcimaster_times : integer
 twd_prstnn : pcislave_times : integer
 twd_psbonn : pcimaster_times : integer
 twd_psbonn : pcislave_times : integer
 twd_psdone : pcimaster_times : integer
 twd_psdone : pcislave_times : integer
 twd_pserrnn : pcimaster_times : integer
 twd_pstopnn : pcimaster_times : integer
 twd_pstopnn : pcislave_times : integer
 twd_ptrdynn : pcimaster_times : integer
 twd_ptrdynn : pcislave_times : integer
 twd_req64nn : pcimonitor_times : integer
 twd_reqnn : pcimonitor_times : integer
 twd_rstnn : pcimonitor_times : integer
 twd_sbonn : pcimonitor_times : integer
 twd_sdone : pcimonitor_times : integer
 twd_serrnn : pcimonitor_times : integer
 twd_stopnn : pcimonitor_times : integer
 twd_trdynn : pcimonitor_times : integer
 two_qne : qcore_ctl : wire
 twrh_chk : simm : reg
 tw_abort : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_abort , rl_par_cntl:par_cntl:tw_abort 
 tw_abort : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tw_abort 
 tw_abort : rl_tw_sm : output wire
Connects down to:Mflipflop_r_1:tw_abort_ff_1:out 
Connects up to:m_mmu_cntl:tw_sm:tw_abort 
 tw_abort_in : rl_tw_sm : wire
Connects down to:Mflipflop_r_1:tw_abort_ff_1:din 
 tw_addr_err : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_addr_err , rl_mmu_regs:mmu_regs:tw_addr_err 
 tw_addr_err : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_addr_err 
 tw_addr_err : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_addr_err 
 tw_done : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_done , rl_par_cntl:par_cntl:tw_done 
 tw_done : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tw_done 
 tw_done : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_done 
 tw_err : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_err , rl_mmu_regs:mmu_regs:tw_err 
 tw_err : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_err 
 tw_err : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tw_err 
 tw_err_dcd : rl_mmu_regs : wire
 tw_err_in : rl_mmu_regs : wire
Connects down to:rsflop:tw_err_ff:in 
 tw_err_lvl : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_err_lvl , rl_mmu_regs:mmu_regs:tw_err_lvl 
 tw_err_lvl : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_err_lvl 
 tw_err_lvl : rl_tw_sm : output wire
Connects down to:MflipflopR_2:tw_err_lvl_ff_2:out 
Connects up to:m_mmu_cntl:tw_sm:tw_err_lvl 
 tw_init_par : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_init_par , rl_tw_sm:tw_sm:tw_init_par , rl_mmu_regs:mmu_regs:tw_init_par , rl_pa_mux:pa_muxl:tw_init_par 
 tw_init_par : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_init_par 
 tw_init_par : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_init_par 
 tw_init_par : rl_pa_mux : input
Connects up to:m_mmu_cntl:pa_muxl:tw_init_par 
 tw_init_par : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_init_par 
 tw_io_bit : dp_mmu : input
Connects up to:mmu:MMU_dp:tw_io_bit 
 tw_io_bit : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tw_io_bit , dp_mmu:MMU_dp:tw_io_bit 
 tw_io_bit : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tw_io_bit , rl_va_mux:va_muxl:tw_io_bit 
Connects up to:mmu:MMU_cntl:tw_io_bit 
 tw_io_bit : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_io_bit 
 tw_io_bit : rl_va_mux : input
Connects up to:m_mmu_cntl:va_muxl:tw_io_bit 
 tw_mbit : dp_mmu : wire
 tw_par : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_par , rl_tw_sm:tw_sm:tw_par , rl_par_cntl:par_cntl:tw_par , rl_mmu_regs:mmu_regs:tw_par , rl_pa_mux:pa_muxl:tw_par 
 tw_par : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_par 
 tw_par : rl_mmu_regs : input
Connects down to:rsflop:tw_err_ff:reset 
Connects up to:m_mmu_cntl:mmu_regs:tw_par 
 tw_par : rl_par_cntl : output
Connects down to:Mflipflop_r_1:tw_par_ff_1:din 
Connects up to:m_mmu_cntl:par_cntl:tw_par 
 tw_par : rl_pa_mux : input
Connects up to:m_mmu_cntl:pa_muxl:tw_par 
 tw_par : rl_tw_sm : input
Connects up to:m_mmu_cntl:tw_sm:tw_par 
 tw_perr : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_perr , rl_mmu_regs:mmu_regs:tw_perr 
 tw_perr : rl_mmu_regs : output
Connects up to:m_mmu_cntl:mmu_regs:tw_perr 
 tw_perr : rl_tw_sm : input
Connects up to:m_mmu_cntl:tw_sm:tw_perr 
 tw_prb_drdy : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_prb_drdy , rl_tw_sm:tw_sm:tw_prb_drdy 
 tw_prb_drdy : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_prb_drdy 
 tw_prb_drdy : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_prb_drdy 
 tw_prb_err : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_prb_err , rl_mmu_regs:mmu_regs:tw_prb_err 
 tw_prb_err : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_prb_err 
 tw_prb_err : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_prb_err 
 tw_priv_err : rl_mmu_regs : wire
 tw_prtct_err : rl_mmu_regs : wire
 tw_pte_chk : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_pte_chk , rl_mmu_regs:mmu_regs:tw_pte_chk 
 tw_pte_chk : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_pte_chk 
 tw_pte_chk : rl_tw_sm : output wire
Connects down to:Mflipflop_r_1:tw_pte_chk_ff_1:out 
Connects up to:m_mmu_cntl:tw_sm:tw_pte_chk 
 tw_pte_chk_in : rl_tw_sm : wire
Connects down to:Mflipflop_r_1:tw_pte_chk_ff_1:din 
 tw_read_req : m_mmu_cntl : wire
Connects down to:rl_marb_sm:marb_sm:tw_read_req , rl_mmu_lgc:mmu_lgc:tw_read_req , rl_tw_sm:tw_sm:tw_read_req , rl_par_cntl:par_cntl:tw_read_req 
 tw_read_req : rl_marb_sm : input
Connects up to:m_mmu_cntl:marb_sm:tw_read_req 
 tw_read_req : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_read_req 
 tw_read_req : rl_par_cntl : input
Connects up to:m_mmu_cntl:par_cntl:tw_read_req 
 tw_read_req : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_read_req 
 tw_rewrite_cam : dp_mmu : input
Connects up to:mmu:MMU_dp:tw_rewrite_cam 
 tw_rewrite_cam : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tw_rewrite_cam , dp_mmu:MMU_dp:tw_rewrite_cam 
 tw_rewrite_cam : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tw_rewrite_cam 
Connects up to:mmu:MMU_cntl:tw_rewrite_cam 
 tw_rewrite_cam : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_rewrite_cam 
 tw_sin : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tw_sin , dp_mmu:MMU_dp:tlb_wrt_tag 
 tw_sin : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tw_sin 
Connects up to:mmu:MMU_cntl:tw_sin 
 tw_sin : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_sin 
 tw_sm_lvl : mmu : wire
 tw_sm_lvl : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_sm_lvl , rl_tw_sm:tw_sm:tw_sm_lvl , rl_pa_mux:pa_muxl:tw_sm_lvl 
 tw_sm_lvl : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_sm_lvl 
 tw_sm_lvl : rl_pa_mux : input
Connects up to:m_mmu_cntl:pa_muxl:tw_sm_lvl 
 tw_sm_lvl : rl_tw_sm : output
Connects down to:MflipflopR_2:tw_err_lvl_ff_2:din 
Connects up to:m_mmu_cntl:tw_sm:tw_sm_lvl 
 tw_src_bp : rl_mmu_lgc : wire
 tw_src_hit : rl_mmu_lgc : wire
 tw_state_name : rl_tw_sm : reg
 tw_tlb_nxt : m_mmu_cntl : wire
Connects down to:rl_mmu_lgc:mmu_lgc:tw_tlb_nxt , rl_tw_sm:tw_sm:tw_tlb_nxt 
 tw_tlb_nxt : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_tlb_nxt 
 tw_tlb_nxt : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_tlb_nxt 
 tw_tlb_vbit : dp_mmu : input
Connects up to:mmu:MMU_dp:tw_tlb_vbit 
 tw_tlb_vbit : mmu : wire
Connects down to:m_mmu_cntl:MMU_cntl:tw_tlb_vbit , dp_mmu:MMU_dp:tw_tlb_vbit 
 tw_tlb_vbit : m_mmu_cntl : output
Connects down to:rl_tw_sm:tw_sm:tw_tlb_vbit 
Connects up to:mmu:MMU_cntl:tw_tlb_vbit 
 tw_tlb_vbit : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_tlb_vbit 
 tw_trcr_hld : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_trcr_hld , rl_mmu_regs:mmu_regs:tw_trcr_hld 
 tw_trcr_hld : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_trcr_hld 
 tw_trcr_hld : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_trcr_hld 
 tw_write : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_write_req 
 tw_write_req : m_mmu_cntl : wire
Connects down to:rl_marb_sm:marb_sm:tw_write_req , rl_mmu_lgc:mmu_lgc:tw_write_req , rl_tw_sm:tw_sm:tw_write_req , rl_mmu_regs:mmu_regs:tw_write 
 tw_write_req : rl_marb_sm : input
Connects up to:m_mmu_cntl:marb_sm:tw_write_req 
 tw_write_req : rl_mmu_lgc : input
Connects up to:m_mmu_cntl:mmu_lgc:tw_write_req 
 tw_write_req : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_write_req 
 tw_xlat_err : m_mmu_cntl : wire
Connects down to:rl_tw_sm:tw_sm:tw_xlat_err , rl_mmu_regs:mmu_regs:tw_xlat_err 
 tw_xlat_err : rl_mmu_regs : input
Connects up to:m_mmu_cntl:mmu_regs:tw_xlat_err 
 tw_xlat_err : rl_tw_sm : output
Connects up to:m_mmu_cntl:tw_sm:tw_xlat_err 
 txmt_empty_p : quiescent_sm : input
Connects up to:afxmaster:q_sm:tar_xmt_fifo_empty_p 
 txmt_stop_fifowr : afxmaster : input
Connects up to:pcic:afxm:txmt_stop_fifowr 
 txmt_stop_fifowr : pcic : wire
Connects down to:afxmaster:afxm:txmt_stop_fifowr , pci_core:PCI_CORE:txmt_stop_fifowr 
 txmt_stop_fifo_wr : afxmaster : wire
Connects down to:sync:s16:in 
 txmt_stop_fifo_wr0 : afxmaster : wire
 txmt_stop_fifo_wr1 : afxmaster : reg
 txmt_stop_fifo_wr_g : afxmaster : wire
Connects down to:sync:s16:out , afxm_sm:afxm_sm1:txmt_stop_fifo_wr_g 
 txmt_stop_fifo_wr_g : afxm_sm : input
Connects up to:afxmaster:afxm_sm1:txmt_stop_fifo_wr_g 
 type1_access_l : pcimaster_fm : reg
 type1_access_l : pcislave_fm : reg
 type_op : simm : reg
 type_q0 : qcore_ctl : wire
 type_q1 : qcore_ctl : wire
 type_q2 : qcore_ctl : wire
 t_abort : pcislave_fm : reg
 t_acc_hit : mc_dtag : wire
 t_acc_hit : mc_itag : wire
 t_acc_in : mc_dtag : input
Connects down to:Mflipflop_noop_5:acc_reg:din 
Connects up to:mc_d_tag_cache:dcache_tag:dt_acc_in 
 t_acc_in : mc_itag : input
Connects down to:Mflipflop_noop_5:acc_reg:din 
Connects up to:mc_i_tag_cache:icache_tag:it_acc_in 
 t_acc_out : mc_dtag : output
Connects up to:mc_d_tag_cache:dcache_tag:dt_acc_out 
 t_acc_out : mc_itag : output
Connects up to:mc_i_tag_cache:icache_tag:it_acc_out 
 t_acc_out_int : mc_dtag : wire
 t_acc_out_int : mc_itag : wire
 t_acc_ram : dtag_ram : reg
 t_acc_ram : itag_ram : reg
 t_ain : dtag_ram : wire
 t_ain : itag_ram : wire
 t_at : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_at 
 t_at : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_at 
 t_be : mc_dtag : input
Connects down to:Mflipflop_noop:be_reg:in 
Connects up to:mc_d_tag_cache:dcache_tag:dt_be 
 t_be : mc_itag : input
Connects down to:Mflipflop_noop:be_reg:in 
Connects up to:mc_i_tag_cache:icache_tag:it_be 
 t_be_cb : mc_dtag : input
Connects down to:Mflipflop_noop:be_cb_reg:in 
Connects up to:mc_d_tag_cache:dcache_tag:dt_be_cntxt 
 t_be_cb : mc_itag : input
Connects down to:Mflipflop_noop:be_cb_reg:in 
Connects up to:mc_i_tag_cache:icache_tag:it_be_cntxt 
 t_be_vb : mc_dtag : input
Connects down to:Mflipflop_noop:be_vb_reg:in 
Connects up to:mc_d_tag_cache:dcache_tag:dt_be_vb 
 t_be_vb : mc_itag : input
Connects down to:Mflipflop_noop:be_vb_reg:in 
Connects up to:mc_i_tag_cache:icache_tag:it_be_vb 
 t_clk : mc_dtag : input (used in @posedge)
Connects down to:Mflipflop_noop_19:d_reg:clock , Mflipflop_noop:val_in_reg:clock , Mflipflop_noop_8:cntx_in_reg:clock , Mflipflop_noop:be_reg:clock , Mflipflop_noop:be_vb_reg:clock , Mflipflop_noop:be_cb_reg:clock , Mflipflop_noop_5:acc_reg:clock 
Connects up to:mc_d_tag_cache:dcache_tag:clkl 
 t_clk : mc_itag : input (used in @posedge)
Connects down to:Mflipflop_noop_19:d_reg:clock , Mflipflop_noop:val_in_reg:clock , Mflipflop_noop_8:cntx_in_reg:clock , Mflipflop_noop:be_reg:clock , Mflipflop_noop:be_vb_reg:clock , Mflipflop_noop:be_cb_reg:clock , Mflipflop_noop_5:acc_reg:clock 
Connects up to:mc_i_tag_cache:icache_tag:clkl 
 t_cntx_in : mc_dtag : input
Connects down to:Mflipflop_noop_8:cntx_in_reg:din 
Connects up to:mc_d_tag_cache:dcache_tag:dt_cntx_in 
 t_cntx_in : mc_itag : input
Connects down to:Mflipflop_noop_8:cntx_in_reg:din 
Connects up to:mc_i_tag_cache:icache_tag:it_cntx_in 
 t_cntx_out : mc_dtag : output
Connects up to:mc_d_tag_cache:dcache_tag:dt_cntx_out 
 t_cntx_out : mc_itag : output
Connects up to:mc_i_tag_cache:icache_tag:it_cntx_out 
 t_cntx_out_int : mc_dtag : wire
 t_cntx_out_int : mc_itag : wire
 t_cntx_ram : dtag_ram : reg
 t_cntx_ram : itag_ram : reg
 t_context_hit : mc_dtag : wire
 t_context_hit : mc_itag : wire
 t_di : dtag_ram : wire
 t_di : itag_ram : wire
 t_di : mc_dtag : input
Connects down to:Mflipflop_noop_19:d_reg:din 
Connects up to:mc_d_tag_cache:dcache_tag:dt_di 
 t_di : mc_itag : input
Connects down to:Mflipflop_noop_19:d_reg:din 
Connects up to:mc_i_tag_cache:icache_tag:it_di 
 t_di_acc : dtag_ram : wire
 t_di_acc : itag_ram : wire
 t_di_cb : dtag_ram : wire
 t_di_cb : itag_ram : wire
 t_di_vb : dtag_ram : wire
 t_di_vb : itag_ram : wire
 t_do : dtag_ram : wire
 t_do : itag_ram : wire
 t_do : mc_dtag : output
Connects up to:mc_d_tag_cache:dcache_tag:dt_do 
 t_do : mc_itag : output
Connects up to:mc_i_tag_cache:icache_tag:it_do 
 t_do_acc : dtag_ram : wire
 t_do_acc : itag_ram : wire
 t_do_cb : dtag_ram : wire
 t_do_cb : itag_ram : wire
 t_do_int : mc_dtag : wire
Connects down to:dtag_ram:dtram:dout 
 t_do_int : mc_itag : wire
Connects down to:itag_ram:itram:dout 
 t_do_vb : dtag_ram : wire
 t_do_vb : itag_ram : wire
 t_flush : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_flush 
 t_flush : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_flush 
 t_flush_user : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_flush_user 
 t_flush_user : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_flush_user 
 t_flush_user_cntx : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_flush_user_cntx 
 t_flush_user_cntx : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_flush_user_cntx 
 t_hit : mc_dtag : output
Connects up to:mc_d_tag_cache:dcache_tag:dt_hit 
 t_hit : mc_itag : output
Connects up to:mc_i_tag_cache:icache_tag:it_hit 
 t_index1 : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_index1 
 t_index1 : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_index1 
 t_index2 : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_index2 
 t_index2 : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_index2 
 t_index3 : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:dt_index3 
 t_index3 : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:it_index3 
 t_ns_101 : botpads : output
Connects down to:MEM_BI_NS:t_ns_101_pad:X 
Connects up to:iopads:botpads:jtag_tdo 
 t_ns_101_o : botpads : input
Connects down to:MEM_BI_NS:t_ns_101_pad:OT 
Connects up to:iopads:botpads:w_jtag_tdo 
 t_page_hit : mc_dtag : wire
 t_page_hit : mc_itag : wire
 t_ram : dtag_ram : reg
 t_ram : itag_ram : reg
 t_region_hit : mc_dtag : wire
 t_region_hit : mc_itag : wire
 t_scan_mode : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:scan_mode 
 t_scan_mode : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:scan_mode 
 t_segment_hit : mc_dtag : wire
 t_segment_hit : mc_itag : wire
 t_tg_strobe : mc_dtag : input
Connects up to:mc_d_tag_cache:dcache_tag:tg_strobe 
 t_tg_strobe : mc_itag : input
Connects up to:mc_i_tag_cache:icache_tag:tg_strobe 
 t_user_hit : mc_dtag : wire
 t_user_hit : mc_itag : wire
 t_val_in : mc_dtag : input
Connects down to:Mflipflop_noop:val_in_reg:in 
Connects up to:mc_d_tag_cache:dcache_tag:dt_val_in 
 t_val_in : mc_itag : input
Connects down to:Mflipflop_noop:val_in_reg:in 
Connects up to:mc_i_tag_cache:icache_tag:it_val_in 
 t_val_out : mc_dtag : output
Connects up to:mc_d_tag_cache:dcache_tag:dt_val_out 
 t_val_out : mc_itag : output
Connects up to:mc_i_tag_cache:icache_tag:it_val_out 
 t_val_out_int : mc_dtag : wire
 t_val_out_int : mc_itag : wire
 t_v_ram : dtag_ram : reg
 t_v_ram : itag_ram : reg
 t_we : dtag_ram : wire
 t_we : itag_ram : wire
 t_we_cb : dtag_ram : wire
 t_we_cb : itag_ram : wire
 t_we_vb : dtag_ram : wire
 t_we_vb : itag_ram : wire
ABCDEFGHIJKLMNOPQRSTUVWXYZ_
Next PageHierarchyFilesModulesSignalsTasksFunctionsHelp
This page: Created:Thu Aug 19 11:56:28 1999
Verilog converted to html by v2html 5.0 (written by Costas Calamvokis).Help